TimeQuest Timing Analyzer report for GSensor
Sun Mar 22 22:52:18 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 36. Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 39. Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Output Enable Times
 48. Minimum Output Enable Times
 49. Output Disable Times
 50. Minimum Output Disable Times
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 58. Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 60. Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Output Enable Times
 70. Minimum Output Enable Times
 71. Output Disable Times
 72. Minimum Output Disable Times
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Board Trace Model Assignments
 80. Input Transition Times
 81. Signal Integrity Metrics (Slow 1200mv 0c Model)
 82. Signal Integrity Metrics (Slow 1200mv 85c Model)
 83. Signal Integrity Metrics (Fast 1200mv 0c Model)
 84. Setup Transfers
 85. Hold Transfers
 86. Recovery Transfers
 87. Removal Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths
 91. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; GSensor                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000 ; 2.0 MHz   ; 200.000 ; 450.000 ; 50.00      ; 25        ; 1           ; 144.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz   ; 166.666 ; 416.666 ; 50.00      ; 25        ; 1           ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 105.51 MHz ; 105.51 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 214.13 MHz ; 214.13 MHz      ; CLOCK_50                                             ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 8.503  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 10.321 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.357 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.768 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 4.394 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.596   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.745 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                       ;
+--------+-------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 8.503  ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.845      ; 13.257     ;
; 8.672  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.845      ; 13.088     ;
; 8.743  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.846      ; 13.018     ;
; 8.892  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[4] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.845      ; 12.868     ;
; 9.120  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.845      ; 12.640     ;
; 9.126  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.845      ; 12.634     ;
; 9.181  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.847      ; 12.581     ;
; 9.251  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.845      ; 12.509     ;
; 9.425  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.846      ; 12.336     ;
; 9.426  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.845      ; 12.334     ;
; 9.541  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[6] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.845      ; 12.219     ;
; 9.541  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.846      ; 12.220     ;
; 9.665  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.846      ; 12.096     ;
; 9.780  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.846      ; 11.981     ;
; 9.898  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.846      ; 11.863     ;
; 9.903  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.846      ; 11.858     ;
; 9.948  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[7] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.845      ; 11.812     ;
; 10.436 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.846      ; 11.325     ;
; 11.662 ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[0] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.845      ; 10.098     ;
; 12.698 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.846      ; 9.063      ;
; 15.330 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.067     ; 4.598      ;
; 15.408 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.068     ; 4.519      ;
; 15.420 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 4.514      ;
; 15.420 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 4.514      ;
; 15.420 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 4.514      ;
; 15.420 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 4.514      ;
; 15.420 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 4.514      ;
; 15.442 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.491      ;
; 15.442 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.491      ;
; 15.442 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.491      ;
; 15.442 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.491      ;
; 15.442 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.491      ;
; 15.506 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.068     ; 4.421      ;
; 15.566 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 4.368      ;
; 15.566 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 4.368      ;
; 15.566 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 4.368      ;
; 15.566 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 4.368      ;
; 15.566 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 4.368      ;
; 15.603 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.330      ;
; 15.603 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.330      ;
; 15.603 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.330      ;
; 15.603 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.330      ;
; 15.603 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.330      ;
; 15.632 ; vga:u_vga|h_cnt[1]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 4.299      ;
; 15.647 ; vga:u_vga|h_cnt[0]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 4.284      ;
; 15.651 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.282      ;
; 15.651 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.282      ;
; 15.651 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.282      ;
; 15.651 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.282      ;
; 15.651 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.282      ;
; 15.660 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.068     ; 4.267      ;
; 15.660 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 4.271      ;
; 15.728 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.209      ;
; 15.728 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.209      ;
; 15.728 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.209      ;
; 15.728 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.209      ;
; 15.728 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.209      ;
; 15.735 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.068     ; 4.192      ;
; 15.790 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.143      ;
; 15.790 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.143      ;
; 15.790 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.143      ;
; 15.790 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.143      ;
; 15.792 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.145      ;
; 15.792 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.145      ;
; 15.792 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.145      ;
; 15.792 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.145      ;
; 15.792 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.145      ;
; 15.793 ; vga:u_vga|h_cnt[3]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 4.138      ;
; 15.812 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.120      ;
; 15.812 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.120      ;
; 15.812 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.120      ;
; 15.812 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.120      ;
; 15.815 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.067     ; 4.113      ;
; 15.830 ; vga:u_vga|h_cnt[2]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 4.101      ;
; 15.842 ; vga:u_vga|v_cnt[5]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.068     ; 4.085      ;
; 15.844 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.093      ;
; 15.844 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.093      ;
; 15.844 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.093      ;
; 15.844 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.093      ;
; 15.844 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 4.093      ;
; 15.896 ; vga:u_vga|h_cnt[4]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.067     ; 4.032      ;
; 15.904 ; vga:u_vga|h_cnt[6]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 4.027      ;
; 15.936 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.997      ;
; 15.936 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.997      ;
; 15.936 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.997      ;
; 15.936 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.997      ;
; 15.937 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[9]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.996      ;
; 15.938 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[10]  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.995      ;
; 15.959 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[9]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 3.973      ;
; 15.960 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[10]  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 3.972      ;
; 15.965 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 3.966      ;
; 15.973 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 3.959      ;
; 15.973 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 3.959      ;
; 15.973 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 3.959      ;
; 15.973 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 3.959      ;
; 16.005 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.067     ; 3.923      ;
; 16.021 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 3.911      ;
; 16.021 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 3.911      ;
; 16.021 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 3.911      ;
; 16.021 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.063     ; 3.911      ;
+--------+-------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 10.321  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 7.292      ;
; 10.321  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 7.292      ;
; 10.321  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 7.292      ;
; 10.321  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 7.292      ;
; 10.321  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 7.292      ;
; 10.321  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 7.292      ;
; 10.321  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 7.292      ;
; 10.321  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 7.292      ;
; 10.321  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 7.292      ;
; 10.321  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 7.292      ;
; 10.568  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 7.047      ;
; 10.568  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 7.047      ;
; 10.568  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 7.047      ;
; 10.568  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 7.047      ;
; 10.568  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 7.047      ;
; 10.568  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 7.047      ;
; 10.568  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 7.047      ;
; 10.568  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 7.047      ;
; 10.799  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 6.813      ;
; 10.799  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 6.813      ;
; 10.799  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 6.813      ;
; 10.799  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 6.813      ;
; 10.799  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 6.813      ;
; 10.799  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 6.813      ;
; 10.799  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 6.813      ;
; 10.799  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 6.813      ;
; 10.799  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 6.813      ;
; 10.869  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 6.746      ;
; 10.869  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 6.746      ;
; 10.869  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 6.746      ;
; 10.869  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 6.746      ;
; 10.869  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 6.746      ;
; 10.869  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 6.746      ;
; 10.869  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.330     ; 6.746      ;
; 10.928  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 6.683      ;
; 10.989  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 6.622      ;
; 10.989  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 6.622      ;
; 10.989  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 6.622      ;
; 10.989  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 6.622      ;
; 10.989  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 6.622      ;
; 10.989  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 6.622      ;
; 10.989  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 6.622      ;
; 10.989  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 6.622      ;
; 13.110  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 4.484      ;
; 13.389  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 4.207      ;
; 13.389  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 4.207      ;
; 13.389  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 4.207      ;
; 13.389  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 4.207      ;
; 13.389  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 4.207      ;
; 13.389  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 4.207      ;
; 13.389  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 4.207      ;
; 13.450  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 4.155      ;
; 13.450  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 4.155      ;
; 13.450  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 4.155      ;
; 13.450  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 4.155      ;
; 13.450  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 4.155      ;
; 13.450  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 4.155      ;
; 14.106  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.488      ;
; 14.107  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.498      ;
; 490.522 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 9.415      ;
; 490.522 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 9.415      ;
; 490.522 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 9.415      ;
; 490.522 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 9.415      ;
; 490.522 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 9.415      ;
; 490.522 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 9.415      ;
; 490.522 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 9.415      ;
; 490.522 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 9.415      ;
; 490.522 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 9.415      ;
; 490.522 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 9.415      ;
; 490.808 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 9.131      ;
; 490.808 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 9.131      ;
; 490.808 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 9.131      ;
; 490.808 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 9.131      ;
; 490.808 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 9.131      ;
; 490.808 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 9.131      ;
; 490.808 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 9.131      ;
; 490.808 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 9.131      ;
; 490.998 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 8.938      ;
; 490.998 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 8.938      ;
; 490.998 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 8.938      ;
; 490.998 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 8.938      ;
; 490.998 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 8.938      ;
; 490.998 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 8.938      ;
; 490.998 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 8.938      ;
; 490.998 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 8.938      ;
; 490.998 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 8.938      ;
; 491.138 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 8.797      ;
; 491.234 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 8.701      ;
; 491.234 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 8.701      ;
; 491.234 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 8.701      ;
; 491.234 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 8.701      ;
; 491.234 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 8.701      ;
; 491.234 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 8.701      ;
; 491.234 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 8.701      ;
; 491.234 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 8.701      ;
; 492.675 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.070     ; 7.250      ;
; 492.675 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.070     ; 7.250      ;
; 492.675 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.070     ; 7.250      ;
; 492.675 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.070     ; 7.250      ;
; 492.675 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.070     ; 7.250      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                  ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; vga:u_vga|red_signal               ; vga:u_vga|red_signal                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.399 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.618      ;
; 0.403 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|vertical_en                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.622      ;
; 0.481 ; vga:u_vga|red_signal               ; vga:u_vga|out_red                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.700      ;
; 0.508 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.727      ;
; 0.548 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|oRST_xhdl1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.770      ;
; 0.552 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; reset_delay:u_reset_delay|cont[19] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.774      ;
; 0.554 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.562 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.781      ;
; 0.564 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.783      ;
; 0.572 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_cnt[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.578 ; vga:u_vga|h_cnt[9]                 ; vga:u_vga|h_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; vga:u_vga|h_cnt[8]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_cnt[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.798      ;
; 0.581 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.800      ;
; 0.584 ; vga:u_vga|h_cnt[3]                 ; vga:u_vga|h_cnt[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.803      ;
; 0.586 ; vga:u_vga|h_cnt[1]                 ; vga:u_vga|h_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.805      ;
; 0.620 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.839      ;
; 0.635 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.854      ;
; 0.637 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.856      ;
; 0.639 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|vertical_en                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.858      ;
; 0.687 ; reset_delay:u_reset_delay|cont[18] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.907      ;
; 0.716 ; vga:u_vga|h_cnt[2]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.935      ;
; 0.727 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.946      ;
; 0.785 ; vga:u_vga|vertical_en              ; vga:u_vga|video_en                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.995      ;
; 0.794 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.013      ;
; 0.823 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.043      ;
; 0.823 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.043      ;
; 0.824 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.044      ;
; 0.824 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.826 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.045      ;
; 0.837 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.057      ;
; 0.838 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.058      ;
; 0.839 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.059      ;
; 0.839 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.061      ;
; 0.842 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|horizontal_en              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.058      ;
; 0.846 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.065      ;
; 0.853 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.072      ;
; 0.860 ; vga:u_vga|h_cnt[1]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.079      ;
; 0.865 ; vga:u_vga|v_cnt[6]                 ; vga:u_vga|v_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.084      ;
; 0.866 ; vga:u_vga|v_cnt[5]                 ; vga:u_vga|v_cnt[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.085      ;
; 0.866 ; vga:u_vga|h_cnt[8]                 ; vga:u_vga|h_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.085      ;
; 0.867 ; vga:u_vga|v_cnt[1]                 ; vga:u_vga|v_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.086      ;
; 0.868 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.087      ;
; 0.870 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.089      ;
; 0.890 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.109      ;
; 0.892 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.111      ;
; 0.895 ; vga:u_vga|horizontal_en            ; vga:u_vga|video_en                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.110      ;
; 0.909 ; vga:u_vga|h_cnt[8]                 ; vga:u_vga|horizontal_en              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.126      ;
; 0.925 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.145      ;
; 0.925 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.145      ;
; 0.925 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.145      ;
; 0.925 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.145      ;
; 0.925 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.145      ;
; 0.925 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.145      ;
; 0.925 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.145      ;
; 0.925 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.145      ;
; 0.925 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.145      ;
; 0.933 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.152      ;
; 0.933 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.153      ;
; 0.933 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.152      ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.375 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.394 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.396 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.615      ;
; 0.399 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.400 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.401 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.426 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.645      ;
; 0.427 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.646      ;
; 0.427 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.646      ;
; 0.431 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.650      ;
; 0.437 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.656      ;
; 0.518 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.519 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.737      ;
; 0.544 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.544 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.545 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.545 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.572 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.583 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.589 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.592 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.596 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.814      ;
; 0.596 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.814      ;
; 0.603 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.821      ;
; 0.611 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.830      ;
; 0.615 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.834      ;
; 0.617 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.836      ;
; 0.621 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.840      ;
; 0.636 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.855      ;
; 0.643 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.862      ;
; 0.644 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.862      ;
; 0.653 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.873      ;
; 0.670 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.890      ;
; 0.670 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.889      ;
; 0.674 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.893      ;
; 0.675 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.895      ;
; 0.676 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.895      ;
; 0.710 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.928      ;
; 0.720 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.939      ;
; 0.810 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.025      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.045      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.045      ;
; 0.828 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.046      ;
; 0.828 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.046      ;
; 0.832 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.050      ;
; 0.835 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.053      ;
; 0.836 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.056      ;
; 0.837 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.055      ;
; 0.838 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.056      ;
; 0.839 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.057      ;
; 0.839 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.057      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.058      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.058      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.058      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.059      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.059      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.844 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.847 ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.064      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 13.768 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.826      ;
; 13.768 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.826      ;
; 13.768 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.826      ;
; 13.768 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.826      ;
; 13.768 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.826      ;
; 13.768 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.826      ;
; 14.056 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.542      ;
; 14.056 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.542      ;
; 14.056 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.542      ;
; 14.056 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.542      ;
; 14.056 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.542      ;
; 14.056 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.542      ;
; 14.056 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.542      ;
; 14.056 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.542      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 3.528      ;
; 14.588 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.017      ;
; 14.588 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.017      ;
; 14.588 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.017      ;
; 14.588 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.017      ;
; 14.588 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.017      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 4.394 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 2.800      ;
; 4.394 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 2.800      ;
; 4.394 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 2.800      ;
; 4.394 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 2.800      ;
; 4.394 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 2.800      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.866 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.265      ;
; 4.883 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.281      ;
; 4.883 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.281      ;
; 4.883 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.281      ;
; 4.883 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.281      ;
; 4.883 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.281      ;
; 4.883 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.281      ;
; 4.883 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.281      ;
; 4.883 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.281      ;
; 5.155 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 3.549      ;
; 5.155 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 3.549      ;
; 5.155 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 3.549      ;
; 5.155 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 3.549      ;
; 5.155 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 3.549      ;
; 5.155 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 3.549      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|video_en                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST_xhdl1                           ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[0]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[1]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[2]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[3]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[5]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[6]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[7]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[8]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[9]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_sync                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|horizontal_en                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_h_sync                                           ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_red                                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_v_sync                                           ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                           ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[10]                                            ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[4]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[0]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[10]                                            ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[1]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[2]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[3]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[4]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[5]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[6]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[7]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[8]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[9]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_sync                                               ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|vertical_en                                          ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[11]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[12]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[13]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[14]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[15]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[16]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[17]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[18]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[19]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[20]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|oRST_xhdl1|clk                                   ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|video_en|clk                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[0]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[10]|clk                                     ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[1]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[2]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[3]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[4]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[5]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[6]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[7]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[8]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[9]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[0]|clk                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[1]|clk                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[2]|clk                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[3]|clk                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[5]|clk                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[6]|clk                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[7]|clk                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[8]|clk                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[9]|clk                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_sync|clk                                               ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|horizontal_en|clk                                        ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_h_sync|clk                                           ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_red|clk                                              ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_v_sync|clk                                           ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|red_signal|clk                                           ;
; 9.760 ; 9.760        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[10]|clk                                            ;
; 9.760 ; 9.760        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[4]|clk                                             ;
; 9.760 ; 9.760        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_cnt[0]|clk                                             ;
; 9.760 ; 9.760        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_cnt[10]|clk                                            ;
; 9.760 ; 9.760        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_cnt[1]|clk                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[4]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[6]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[7]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[2]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[4]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[6]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[7]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -193.304 ; -192.797 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.292 ; -194.697 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 195.135 ; 194.668 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.006 ; 195.427 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_h_sync    ; CLOCK_50   ; 5.986   ; 5.964   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 7.493   ; 7.491   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.375   ; 5.312   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.305 ; 204.288 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.976 ; 206.870 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.319 ; 207.338 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 171.526 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 171.470 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_h_sync    ; CLOCK_50   ; 5.785   ; 5.760   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 7.232   ; 7.226   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.199   ; 5.135   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.769 ; 203.756 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.308 ; 206.200 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.617 ; 204.691 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.987 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.929 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.752 ; 206.630 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.132 ; 205.010 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.734   ; 206.856   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.919   ; 205.041   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 115.38 MHz ; 115.38 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 239.69 MHz ; 239.69 MHz      ; CLOCK_50                                             ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 9.746  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 11.238 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
; CLOCK_50                                             ; 0.312 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.413 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 3.926 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.596   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.744 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                        ;
+--------+-------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 9.746  ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 11.778     ;
; 9.878  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 11.646     ;
; 9.898  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 11.626     ;
; 10.076 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[4] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 11.448     ;
; 10.268 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.610      ; 11.257     ;
; 10.294 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 11.230     ;
; 10.301 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 11.223     ;
; 10.417 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 11.107     ;
; 10.526 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 10.998     ;
; 10.580 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 10.944     ;
; 10.632 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 10.892     ;
; 10.642 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[6] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 10.882     ;
; 10.709 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 10.815     ;
; 10.809 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 10.715     ;
; 10.911 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 10.613     ;
; 10.944 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 10.580     ;
; 11.017 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[7] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 10.507     ;
; 11.400 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 10.124     ;
; 12.536 ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[0] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 8.988      ;
; 13.353 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.609      ; 8.171      ;
; 15.828 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.059     ; 4.108      ;
; 15.842 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 4.100      ;
; 15.842 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 4.100      ;
; 15.842 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 4.100      ;
; 15.842 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 4.100      ;
; 15.842 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 4.100      ;
; 15.857 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.083      ;
; 15.857 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.083      ;
; 15.857 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.083      ;
; 15.857 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.083      ;
; 15.857 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.083      ;
; 15.865 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 4.069      ;
; 15.965 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.977      ;
; 15.965 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.977      ;
; 15.965 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.977      ;
; 15.965 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.977      ;
; 15.965 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.977      ;
; 16.009 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 3.925      ;
; 16.010 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.930      ;
; 16.010 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.930      ;
; 16.010 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.930      ;
; 16.010 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.930      ;
; 16.010 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.930      ;
; 16.048 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.892      ;
; 16.048 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.892      ;
; 16.048 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.892      ;
; 16.048 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.892      ;
; 16.048 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.892      ;
; 16.111 ; vga:u_vga|h_cnt[1]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 3.826      ;
; 16.115 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.828      ;
; 16.115 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.828      ;
; 16.115 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.828      ;
; 16.115 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.828      ;
; 16.115 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.828      ;
; 16.128 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 3.809      ;
; 16.138 ; vga:u_vga|h_cnt[0]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 3.799      ;
; 16.143 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 3.791      ;
; 16.172 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.771      ;
; 16.172 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.771      ;
; 16.172 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.771      ;
; 16.172 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.771      ;
; 16.172 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.771      ;
; 16.189 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.751      ;
; 16.189 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.751      ;
; 16.189 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.751      ;
; 16.189 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.751      ;
; 16.208 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 3.726      ;
; 16.210 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.728      ;
; 16.210 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.728      ;
; 16.210 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.728      ;
; 16.210 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.728      ;
; 16.247 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.696      ;
; 16.247 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.696      ;
; 16.247 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.696      ;
; 16.247 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.696      ;
; 16.247 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.052     ; 3.696      ;
; 16.253 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.059     ; 3.683      ;
; 16.257 ; vga:u_vga|h_cnt[3]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 3.680      ;
; 16.286 ; vga:u_vga|h_cnt[4]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.059     ; 3.650      ;
; 16.287 ; vga:u_vga|v_cnt[5]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.061     ; 3.647      ;
; 16.288 ; vga:u_vga|h_cnt[6]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 3.649      ;
; 16.298 ; vga:u_vga|h_cnt[2]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 3.639      ;
; 16.318 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.622      ;
; 16.318 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.622      ;
; 16.318 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.622      ;
; 16.318 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.622      ;
; 16.331 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[9]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.609      ;
; 16.331 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[10]  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.609      ;
; 16.356 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[9]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.582      ;
; 16.357 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[10]  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.581      ;
; 16.363 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.575      ;
; 16.363 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.575      ;
; 16.363 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.575      ;
; 16.363 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.575      ;
; 16.401 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.537      ;
; 16.401 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.537      ;
; 16.401 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.537      ;
; 16.401 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 3.537      ;
; 16.408 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.058     ; 3.529      ;
; 16.423 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.059     ; 3.513      ;
+--------+-------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.238  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.040     ; 6.667      ;
; 11.238  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.040     ; 6.667      ;
; 11.238  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.040     ; 6.667      ;
; 11.238  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.040     ; 6.667      ;
; 11.238  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.040     ; 6.667      ;
; 11.238  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.040     ; 6.667      ;
; 11.238  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.040     ; 6.667      ;
; 11.238  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.040     ; 6.667      ;
; 11.238  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.040     ; 6.667      ;
; 11.238  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.040     ; 6.667      ;
; 11.516  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.392      ;
; 11.516  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.392      ;
; 11.516  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.392      ;
; 11.516  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.392      ;
; 11.516  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.392      ;
; 11.516  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.392      ;
; 11.516  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.392      ;
; 11.516  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.392      ;
; 11.688  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 6.216      ;
; 11.688  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 6.216      ;
; 11.688  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 6.216      ;
; 11.688  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 6.216      ;
; 11.688  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 6.216      ;
; 11.688  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 6.216      ;
; 11.688  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 6.216      ;
; 11.688  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 6.216      ;
; 11.688  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 6.216      ;
; 11.757  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.151      ;
; 11.757  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.151      ;
; 11.757  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.151      ;
; 11.757  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.151      ;
; 11.757  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.151      ;
; 11.757  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.151      ;
; 11.757  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.037     ; 6.151      ;
; 11.829  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 6.075      ;
; 11.911  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 5.993      ;
; 11.911  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 5.993      ;
; 11.911  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 5.993      ;
; 11.911  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 5.993      ;
; 11.911  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 5.993      ;
; 11.911  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 5.993      ;
; 11.911  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 5.993      ;
; 11.911  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 5.993      ;
; 13.820  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.068      ;
; 14.053  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.055     ; 3.837      ;
; 14.053  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.055     ; 3.837      ;
; 14.053  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.055     ; 3.837      ;
; 14.053  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.055     ; 3.837      ;
; 14.053  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.055     ; 3.837      ;
; 14.053  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.055     ; 3.837      ;
; 14.053  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.055     ; 3.837      ;
; 14.118  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.780      ;
; 14.118  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.780      ;
; 14.118  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.780      ;
; 14.118  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.780      ;
; 14.118  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.780      ;
; 14.118  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.780      ;
; 14.732  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 3.156      ;
; 14.740  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.158      ;
; 491.333 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 8.611      ;
; 491.333 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 8.611      ;
; 491.333 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 8.611      ;
; 491.333 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 8.611      ;
; 491.333 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 8.611      ;
; 491.333 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 8.611      ;
; 491.333 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 8.611      ;
; 491.333 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 8.611      ;
; 491.333 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 8.611      ;
; 491.333 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 8.611      ;
; 491.611 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.048     ; 8.336      ;
; 491.611 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.048     ; 8.336      ;
; 491.611 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.048     ; 8.336      ;
; 491.611 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.048     ; 8.336      ;
; 491.611 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.048     ; 8.336      ;
; 491.611 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.048     ; 8.336      ;
; 491.611 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.048     ; 8.336      ;
; 491.611 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.048     ; 8.336      ;
; 491.783 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 8.160      ;
; 491.783 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 8.160      ;
; 491.783 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 8.160      ;
; 491.783 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 8.160      ;
; 491.783 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 8.160      ;
; 491.783 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 8.160      ;
; 491.783 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 8.160      ;
; 491.783 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 8.160      ;
; 491.783 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 8.160      ;
; 491.924 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 8.019      ;
; 492.006 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 7.937      ;
; 492.006 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 7.937      ;
; 492.006 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 7.937      ;
; 492.006 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 7.937      ;
; 492.006 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 7.937      ;
; 492.006 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 7.937      ;
; 492.006 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 7.937      ;
; 492.006 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 7.937      ;
; 493.371 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 6.562      ;
; 493.371 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 6.562      ;
; 493.371 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 6.562      ;
; 493.371 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 6.562      ;
; 493.371 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 6.562      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.341 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.356 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.556      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.558      ;
; 0.361 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.561      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.562      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.562      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.562      ;
; 0.363 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.563      ;
; 0.364 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.564      ;
; 0.373 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.573      ;
; 0.373 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.573      ;
; 0.384 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.584      ;
; 0.385 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.585      ;
; 0.397 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.597      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.467 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.489 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.689      ;
; 0.489 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.689      ;
; 0.490 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.690      ;
; 0.490 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.690      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.522 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.722      ;
; 0.529 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.535 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.734      ;
; 0.535 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.734      ;
; 0.542 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.741      ;
; 0.547 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.747      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.753      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.753      ;
; 0.557 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.757      ;
; 0.568 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.768      ;
; 0.569 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.768      ;
; 0.573 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.773      ;
; 0.598 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.799      ;
; 0.601 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.801      ;
; 0.605 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.805      ;
; 0.609 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.809      ;
; 0.613 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.814      ;
; 0.617 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.818      ;
; 0.647 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.847      ;
; 0.648 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.847      ;
; 0.737 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.937      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.939      ;
; 0.740 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.940      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.942      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.942      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.943      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.943      ;
; 0.744 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.944      ;
; 0.745 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.945      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.945      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.949      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.949      ;
; 0.750 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.949      ;
; 0.750 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.950      ;
; 0.750 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.950      ;
; 0.751 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.952      ;
; 0.753 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.954      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.954      ;
; 0.766 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.967      ;
; 0.777 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.977      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                   ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|red_signal               ; vga:u_vga|red_signal                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.353 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.553      ;
; 0.358 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|vertical_en                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.434 ; vga:u_vga|red_signal               ; vga:u_vga|out_red                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.633      ;
; 0.452 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.651      ;
; 0.492 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|oRST_xhdl1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; reset_delay:u_reset_delay|cont[19] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.508 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.707      ;
; 0.508 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.707      ;
; 0.513 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_cnt[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.713      ;
; 0.517 ; vga:u_vga|h_cnt[8]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.717      ;
; 0.518 ; vga:u_vga|h_cnt[9]                 ; vga:u_vga|h_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.718      ;
; 0.520 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_cnt[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.720      ;
; 0.522 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.722      ;
; 0.523 ; vga:u_vga|h_cnt[3]                 ; vga:u_vga|h_cnt[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.723      ;
; 0.524 ; vga:u_vga|h_cnt[1]                 ; vga:u_vga|h_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.724      ;
; 0.555 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.755      ;
; 0.565 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.764      ;
; 0.573 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|vertical_en                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.772      ;
; 0.575 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.774      ;
; 0.626 ; reset_delay:u_reset_delay|cont[18] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.825      ;
; 0.647 ; vga:u_vga|h_cnt[2]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.847      ;
; 0.661 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.861      ;
; 0.711 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.911      ;
; 0.727 ; vga:u_vga|vertical_en              ; vga:u_vga|video_en                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.919      ;
; 0.736 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.935      ;
; 0.736 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.935      ;
; 0.737 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.936      ;
; 0.737 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.936      ;
; 0.738 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.937      ;
; 0.740 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.939      ;
; 0.741 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.940      ;
; 0.741 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.940      ;
; 0.743 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.942      ;
; 0.744 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.945      ;
; 0.746 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.947      ;
; 0.750 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.952      ;
; 0.753 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.758 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.958      ;
; 0.765 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.965      ;
; 0.766 ; vga:u_vga|h_cnt[8]                 ; vga:u_vga|h_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.966      ;
; 0.767 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|horizontal_en              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.962      ;
; 0.769 ; vga:u_vga|h_cnt[1]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.969      ;
; 0.771 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.971      ;
; 0.778 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.978      ;
; 0.782 ; vga:u_vga|v_cnt[6]                 ; vga:u_vga|v_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.981      ;
; 0.783 ; vga:u_vga|v_cnt[5]                 ; vga:u_vga|v_cnt[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.982      ;
; 0.786 ; vga:u_vga|v_cnt[1]                 ; vga:u_vga|v_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.985      ;
; 0.789 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.989      ;
; 0.796 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.996      ;
; 0.825 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.024      ;
; 0.825 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.024      ;
; 0.826 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.025      ;
; 0.826 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.025      ;
; 0.826 ; vga:u_vga|horizontal_en            ; vga:u_vga|video_en                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.022      ;
; 0.827 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.026      ;
; 0.829 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.829 ; vga:u_vga|h_cnt[8]                 ; vga:u_vga|horizontal_en              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.026      ;
; 0.830 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.029      ;
; 0.830 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.029      ;
; 0.832 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.031      ;
; 0.832 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.031      ;
; 0.833 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.032      ;
; 0.833 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.032      ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 14.413 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 3.475      ;
; 14.413 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 3.475      ;
; 14.413 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 3.475      ;
; 14.413 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 3.475      ;
; 14.413 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 3.475      ;
; 14.413 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 3.475      ;
; 14.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.215      ;
; 14.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.215      ;
; 14.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.215      ;
; 14.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.215      ;
; 14.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.215      ;
; 14.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.215      ;
; 14.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.215      ;
; 14.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.215      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 14.693 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 3.199      ;
; 15.158 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.740      ;
; 15.158 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.740      ;
; 15.158 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.740      ;
; 15.158 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.740      ;
; 15.158 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.740      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 3.926 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.616     ; 2.554      ;
; 3.926 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.616     ; 2.554      ;
; 3.926 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.616     ; 2.554      ;
; 3.926 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.616     ; 2.554      ;
; 3.926 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.616     ; 2.554      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.355 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.977      ;
; 4.369 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.990      ;
; 4.369 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.990      ;
; 4.369 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.990      ;
; 4.369 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.990      ;
; 4.369 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.990      ;
; 4.369 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.990      ;
; 4.369 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.990      ;
; 4.369 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.990      ;
; 4.629 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.627     ; 3.246      ;
; 4.629 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.627     ; 3.246      ;
; 4.629 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.627     ; 3.246      ;
; 4.629 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.627     ; 3.246      ;
; 4.629 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.627     ; 3.246      ;
; 4.629 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.627     ; 3.246      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST_xhdl1                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|horizontal_en                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_red                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                           ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[0]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[10]                                            ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[1]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[2]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[3]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[4]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[5]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[6]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[7]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[8]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[9]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_sync                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_h_sync                                           ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_v_sync                                           ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[10]                                            ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[3]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[4]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[7]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[8]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[9]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_sync                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|vertical_en                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|video_en                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[0]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[1]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[2]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[5]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[6]                                             ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.751 ; 9.751        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[0]|clk                                      ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[10]|clk                                     ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[11]|clk                                     ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[12]|clk                                     ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[13]|clk                                     ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[14]|clk                                     ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[15]|clk                                     ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[16]|clk                                     ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[17]|clk                                     ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[18]|clk                                     ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[19]|clk                                     ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[1]|clk                                      ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[20]|clk                                     ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[2]|clk                                      ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[3]|clk                                      ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[4]|clk                                      ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[5]|clk                                      ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[6]|clk                                      ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[7]|clk                                      ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[8]|clk                                      ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[9]|clk                                      ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|oRST_xhdl1|clk                                   ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|horizontal_en|clk                                        ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_red|clk                                              ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|red_signal|clk                                           ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[0]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[10]|clk                                            ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[1]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[2]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[3]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[4]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[5]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[6]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[7]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[8]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[9]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_sync|clk                                               ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_h_sync|clk                                           ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_v_sync|clk                                           ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_cnt[10]|clk                                            ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_cnt[3]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_cnt[4]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_cnt[7]|clk                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[2]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[4]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[6]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[7]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[4]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[6]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[7]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -194.079 ; -193.693 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.881 ; -195.409 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 195.754 ; 195.351 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.513 ; 196.052 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_h_sync    ; CLOCK_50   ; 5.401   ; 5.343   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.801   ; 6.728   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 4.834   ; 4.754   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.891 ; 203.941 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.333 ; 206.219 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 206.634 ; 206.557 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 171.110 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.960 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_h_sync    ; CLOCK_50   ; 5.209   ; 5.150   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.554   ; 6.480   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 4.665   ; 4.585   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.405 ; 203.456 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.728 ; 205.614 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.204 ; 204.173 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.616 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.469 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.189 ; 206.047 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.678 ; 204.536 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.006   ; 206.148   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.391   ; 204.533   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 13.517 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.087 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.186 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.188 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.234 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 2.457 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.273   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.781 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                        ;
+--------+-------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.517 ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.090      ; 7.480      ;
; 13.608 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.090      ; 7.389      ;
; 13.695 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.091      ; 7.303      ;
; 13.695 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[4] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.090      ; 7.302      ;
; 13.818 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.090      ; 7.179      ;
; 13.837 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.090      ; 7.160      ;
; 13.910 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.090      ; 7.087      ;
; 13.951 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.092      ; 7.048      ;
; 13.993 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.090      ; 7.004      ;
; 14.051 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.091      ; 6.947      ;
; 14.074 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[6] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.090      ; 6.923      ;
; 14.117 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.091      ; 6.881      ;
; 14.198 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.091      ; 6.800      ;
; 14.266 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.091      ; 6.732      ;
; 14.287 ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[7] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.090      ; 6.710      ;
; 14.334 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.091      ; 6.664      ;
; 14.338 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.091      ; 6.660      ;
; 14.631 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.091      ; 6.367      ;
; 15.261 ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[0] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.090      ; 5.736      ;
; 15.916 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|red_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.091      ; 5.082      ;
; 17.334 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.041     ; 2.612      ;
; 17.414 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.042     ; 2.531      ;
; 17.420 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.042     ; 2.525      ;
; 17.443 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.509      ;
; 17.443 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.509      ;
; 17.443 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.509      ;
; 17.443 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.509      ;
; 17.443 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.509      ;
; 17.446 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.505      ;
; 17.446 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.505      ;
; 17.446 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.505      ;
; 17.446 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.505      ;
; 17.446 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.505      ;
; 17.509 ; vga:u_vga|h_cnt[1]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.039     ; 2.439      ;
; 17.516 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.042     ; 2.429      ;
; 17.525 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.427      ;
; 17.525 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.427      ;
; 17.525 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.427      ;
; 17.525 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.427      ;
; 17.525 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.427      ;
; 17.527 ; vga:u_vga|h_cnt[0]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.039     ; 2.421      ;
; 17.537 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.039     ; 2.411      ;
; 17.554 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.397      ;
; 17.554 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.397      ;
; 17.554 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.397      ;
; 17.554 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.397      ;
; 17.554 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.397      ;
; 17.564 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.042     ; 2.381      ;
; 17.573 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.378      ;
; 17.573 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.378      ;
; 17.573 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.378      ;
; 17.573 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.378      ;
; 17.573 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.378      ;
; 17.592 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.362      ;
; 17.592 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.362      ;
; 17.592 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.362      ;
; 17.592 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.362      ;
; 17.592 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.362      ;
; 17.607 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.347      ;
; 17.607 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.347      ;
; 17.607 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.347      ;
; 17.607 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.347      ;
; 17.607 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.347      ;
; 17.612 ; vga:u_vga|h_cnt[6]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.039     ; 2.336      ;
; 17.614 ; vga:u_vga|h_cnt[3]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.039     ; 2.334      ;
; 17.618 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[0]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.336      ;
; 17.618 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[1]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.336      ;
; 17.618 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[2]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.336      ;
; 17.618 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[5]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.336      ;
; 17.618 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|v_cnt[6]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.033     ; 2.336      ;
; 17.620 ; vga:u_vga|v_cnt[5]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.042     ; 2.325      ;
; 17.629 ; vga:u_vga|h_cnt[2]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.039     ; 2.319      ;
; 17.638 ; vga:u_vga|h_cnt[4]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.041     ; 2.308      ;
; 17.643 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.041     ; 2.303      ;
; 17.646 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.303      ;
; 17.646 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.303      ;
; 17.646 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.303      ;
; 17.646 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.303      ;
; 17.653 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.297      ;
; 17.653 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.297      ;
; 17.653 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.297      ;
; 17.653 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.297      ;
; 17.706 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.039     ; 2.242      ;
; 17.707 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[9]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.242      ;
; 17.707 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[10]  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.242      ;
; 17.714 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[9]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.236      ;
; 17.714 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[10]  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.236      ;
; 17.725 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.225      ;
; 17.725 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.225      ;
; 17.725 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.225      ;
; 17.725 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.225      ;
; 17.736 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.041     ; 2.210      ;
; 17.754 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.195      ;
; 17.754 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.195      ;
; 17.754 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.195      ;
; 17.754 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[8]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.195      ;
; 17.770 ; vga:u_vga|h_cnt[9]                              ; vga:u_vga|red_signal ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.039     ; 2.178      ;
; 17.773 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[3]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.176      ;
; 17.773 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[4]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.176      ;
; 17.773 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[7]   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 2.176      ;
+--------+-------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.087  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.387     ; 4.463      ;
; 14.087  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.387     ; 4.463      ;
; 14.087  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.387     ; 4.463      ;
; 14.087  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.387     ; 4.463      ;
; 14.087  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.387     ; 4.463      ;
; 14.087  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.387     ; 4.463      ;
; 14.087  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.387     ; 4.463      ;
; 14.087  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.387     ; 4.463      ;
; 14.087  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.387     ; 4.463      ;
; 14.087  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.387     ; 4.463      ;
; 14.260  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.292      ;
; 14.260  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.292      ;
; 14.260  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.292      ;
; 14.260  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.292      ;
; 14.260  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.292      ;
; 14.260  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.292      ;
; 14.260  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.292      ;
; 14.260  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.292      ;
; 14.392  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.157      ;
; 14.392  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.157      ;
; 14.392  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.157      ;
; 14.392  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.157      ;
; 14.392  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.157      ;
; 14.392  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.157      ;
; 14.392  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.157      ;
; 14.392  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.157      ;
; 14.392  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.157      ;
; 14.457  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.095      ;
; 14.457  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.095      ;
; 14.457  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.095      ;
; 14.457  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.095      ;
; 14.457  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.095      ;
; 14.457  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.095      ;
; 14.457  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 4.095      ;
; 14.470  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.079      ;
; 14.530  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.019      ;
; 14.530  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.019      ;
; 14.530  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.019      ;
; 14.530  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.019      ;
; 14.530  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.019      ;
; 14.530  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.019      ;
; 14.530  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.019      ;
; 14.530  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 4.019      ;
; 15.884  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.652      ;
; 16.045  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.493      ;
; 16.045  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.493      ;
; 16.045  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.493      ;
; 16.045  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.493      ;
; 16.045  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.493      ;
; 16.045  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.493      ;
; 16.045  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.493      ;
; 16.067  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.478      ;
; 16.067  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.478      ;
; 16.067  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.478      ;
; 16.067  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.478      ;
; 16.067  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.478      ;
; 16.067  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.478      ;
; 16.435  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.101      ;
; 16.436  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.109      ;
; 494.352 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 5.603      ;
; 494.352 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 5.603      ;
; 494.352 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 5.603      ;
; 494.352 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 5.603      ;
; 494.352 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 5.603      ;
; 494.352 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 5.603      ;
; 494.352 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 5.603      ;
; 494.352 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 5.603      ;
; 494.352 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 5.603      ;
; 494.352 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 5.603      ;
; 494.525 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 5.432      ;
; 494.525 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 5.432      ;
; 494.525 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 5.432      ;
; 494.525 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 5.432      ;
; 494.525 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 5.432      ;
; 494.525 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 5.432      ;
; 494.525 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 5.432      ;
; 494.525 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 5.432      ;
; 494.657 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.297      ;
; 494.657 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.297      ;
; 494.657 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.297      ;
; 494.657 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.297      ;
; 494.657 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.297      ;
; 494.657 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.297      ;
; 494.657 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.297      ;
; 494.657 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.297      ;
; 494.657 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.297      ;
; 494.735 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.219      ;
; 494.795 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.159      ;
; 494.795 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.159      ;
; 494.795 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.159      ;
; 494.795 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.159      ;
; 494.795 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.159      ;
; 494.795 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.159      ;
; 494.795 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.159      ;
; 494.795 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 5.159      ;
; 495.565 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 4.381      ;
; 495.565 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 4.381      ;
; 495.565 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 4.381      ;
; 495.565 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 4.381      ;
; 495.565 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 4.381      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                   ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga:u_vga|red_signal               ; vga:u_vga|red_signal                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.210 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.331      ;
; 0.215 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|vertical_en                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.336      ;
; 0.257 ; vga:u_vga|red_signal               ; vga:u_vga|out_red                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.377      ;
; 0.273 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.394      ;
; 0.287 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|oRST_xhdl1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.408      ;
; 0.292 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; reset_delay:u_reset_delay|cont[19] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.416      ;
; 0.300 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_cnt[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.308 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_cnt[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; vga:u_vga|h_cnt[9]                 ; vga:u_vga|h_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga:u_vga|h_cnt[8]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; vga:u_vga|h_cnt[3]                 ; vga:u_vga|h_cnt[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; vga:u_vga|h_cnt[1]                 ; vga:u_vga|h_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.435      ;
; 0.334 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.455      ;
; 0.340 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.461      ;
; 0.342 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.463      ;
; 0.343 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|vertical_en                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.464      ;
; 0.361 ; reset_delay:u_reset_delay|cont[18] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.482      ;
; 0.376 ; vga:u_vga|h_cnt[2]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.497      ;
; 0.385 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.506      ;
; 0.420 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.541      ;
; 0.428 ; vga:u_vga|vertical_en              ; vga:u_vga|video_en                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.542      ;
; 0.441 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.561      ;
; 0.441 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.451 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|horizontal_en              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.571      ;
; 0.456 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.578      ;
; 0.460 ; vga:u_vga|v_cnt[5]                 ; vga:u_vga|v_cnt[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; vga:u_vga|v_cnt[6]                 ; vga:u_vga|v_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; vga:u_vga|h_cnt[1]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; vga:u_vga|v_cnt[1]                 ; vga:u_vga|v_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; vga:u_vga|h_cnt[8]                 ; vga:u_vga|h_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.589      ;
; 0.471 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.592      ;
; 0.474 ; vga:u_vga|horizontal_en            ; vga:u_vga|video_en                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.592      ;
; 0.483 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.604      ;
; 0.486 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.607      ;
; 0.494 ; vga:u_vga|h_cnt[8]                 ; vga:u_vga|horizontal_en              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.612      ;
; 0.500 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.621      ;
; 0.504 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.626      ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.188 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.205 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.224 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.343      ;
; 0.227 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.346      ;
; 0.229 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.348      ;
; 0.232 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.351      ;
; 0.235 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.354      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.284 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.305 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.314 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.317 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.319 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.322 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.441      ;
; 0.322 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.441      ;
; 0.323 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.442      ;
; 0.330 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.449      ;
; 0.335 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.454      ;
; 0.338 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.457      ;
; 0.339 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.458      ;
; 0.342 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.462      ;
; 0.344 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.463      ;
; 0.344 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.463      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.465      ;
; 0.350 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.469      ;
; 0.351 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.470      ;
; 0.356 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.475      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.477      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.487      ;
; 0.385 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.504      ;
; 0.431 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.551      ;
; 0.434 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.550      ;
; 0.440 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.560      ;
; 0.440 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.560      ;
; 0.440 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.560      ;
; 0.440 ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.558      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.560      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.561      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.565      ;
; 0.446 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.565      ;
; 0.449 ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.567      ;
; 0.450 ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.568      ;
; 0.451 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.570      ;
; 0.452 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 16.234 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.302      ;
; 16.234 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.302      ;
; 16.234 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.302      ;
; 16.234 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.302      ;
; 16.234 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.302      ;
; 16.234 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.302      ;
; 16.422 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.118      ;
; 16.422 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.118      ;
; 16.422 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.118      ;
; 16.422 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.118      ;
; 16.422 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.118      ;
; 16.422 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.118      ;
; 16.422 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.118      ;
; 16.422 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.118      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.432 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 2.108      ;
; 16.740 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.805      ;
; 16.740 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.805      ;
; 16.740 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.805      ;
; 16.740 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.805      ;
; 16.740 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.805      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.457 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.544      ;
; 2.457 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.544      ;
; 2.457 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.544      ;
; 2.457 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.544      ;
; 2.457 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.544      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.715 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 1.798      ;
; 2.727 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 1.809      ;
; 2.727 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 1.809      ;
; 2.727 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 1.809      ;
; 2.727 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 1.809      ;
; 2.727 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 1.809      ;
; 2.727 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 1.809      ;
; 2.727 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 1.809      ;
; 2.727 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 1.809      ;
; 2.890 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.106     ; 1.968      ;
; 2.890 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.106     ; 1.968      ;
; 2.890 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.106     ; 1.968      ;
; 2.890 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.106     ; 1.968      ;
; 2.890 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.106     ; 1.968      ;
; 2.890 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.106     ; 1.968      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|horizontal_en                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_h_sync                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_red                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_v_sync                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[0]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[1]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[2]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[5]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[6]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST_xhdl1                           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[0]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[10]                                            ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[1]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[2]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[3]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[4]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[5]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[6]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[7]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[8]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[9]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_sync                                               ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[10]                                            ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[3]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[4]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[7]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[8]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[9]                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_sync                                               ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|vertical_en                                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|video_en                                             ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449 ; 9.449        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[0]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[10]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[11]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[12]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[13]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[14]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[15]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[16]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[17]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[18]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[19]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[1]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[20]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[2]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[3]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[4]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[5]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[6]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[7]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[8]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[9]|clk                                      ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|oRST_xhdl1|clk                                   ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[0]|clk                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[10]|clk                                            ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[1]|clk                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[2]|clk                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[3]|clk                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[4]|clk                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[5]|clk                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[6]|clk                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[7]|clk                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[8]|clk                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[9]|clk                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_sync|clk                                               ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|horizontal_en|clk                                        ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_h_sync|clk                                           ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_red|clk                                              ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_v_sync|clk                                           ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|red_signal|clk                                           ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_cnt[0]|clk                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_cnt[10]|clk                                            ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_cnt[1]|clk                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_cnt[2]|clk                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataX[7]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XH_xhdl2[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_XL_xhdl1[7]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -196.174 ; -195.369 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -197.252 ; -196.425 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.180 ; 196.492 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.674 ; 196.857 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_h_sync    ; CLOCK_50   ; 3.522   ; 3.557   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 4.383   ; 4.517   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.150   ; 3.133   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 202.553 ; 202.469 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 204.082 ; 204.043 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.231 ; 204.292 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.466 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.580 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_h_sync    ; CLOCK_50   ; 3.402   ; 3.433   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 4.229   ; 4.355   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.045   ; 3.027   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 202.230 ; 202.152 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.685 ; 203.642 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 202.650 ; 202.749 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.145 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.253 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.862 ; 203.769 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 202.950 ; 202.857 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.041   ; 204.134   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 202.917   ; 203.010   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 8.503  ; 0.186 ; 13.768   ; 2.457   ; 9.273               ;
;  CLOCK_50                                             ; 8.503  ; 0.186 ; N/A      ; N/A     ; 9.273               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 10.321 ; 0.188 ; 13.768   ; 2.457   ; 249.744             ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -193.304 ; -192.797 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.292 ; -194.697 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.180 ; 196.492 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.674 ; 196.857 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_h_sync    ; CLOCK_50   ; 5.986   ; 5.964   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 7.493   ; 7.491   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.375   ; 5.312   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.305 ; 204.288 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.976 ; 206.870 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.319 ; 207.338 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 171.526 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 171.470 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_h_sync    ; CLOCK_50   ; 3.402   ; 3.433   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 4.229   ; 4.355   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.045   ; 3.027   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 202.230 ; 202.152 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.685 ; 203.642 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 202.650 ; 202.749 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.145 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.253 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_red       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_green     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_blue      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 991      ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                             ; 568533   ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 59       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 943      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 991      ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                             ; 568533   ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 59       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 943      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sun Mar 22 22:52:15 2015
Info: Command: quartus_sta GSensor -c GSensor
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[0]} {u_spipll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[1]} {u_spipll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.503               0.000 CLOCK_50 
    Info (332119):    10.321               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 13.768
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.768               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.394               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.596
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.596               0.000 CLOCK_50 
    Info (332119):   249.745               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.746
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.746               0.000 CLOCK_50 
    Info (332119):    11.238               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 14.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.413               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.926               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.596
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.596               0.000 CLOCK_50 
    Info (332119):   249.744               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.517               0.000 CLOCK_50 
    Info (332119):    14.087               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.188               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.234               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.457               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.273               0.000 CLOCK_50 
    Info (332119):   249.781               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 668 megabytes
    Info: Processing ended: Sun Mar 22 22:52:18 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


