{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 20:35:44 2015 " "Info: Processing started: Wed Mar 18 20:35:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off buffer4 -c buffer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off buffer4 -c buffer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[0\] " "Warning: Node \"current_length\[0\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[9\] " "Warning: Node \"current_length\[9\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[10\] " "Warning: Node \"current_length\[10\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[11\] " "Warning: Node \"current_length\[11\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[13\] " "Warning: Node \"current_length\[13\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[12\] " "Warning: Node \"current_length\[12\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[14\] " "Warning: Node \"current_length\[14\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[4\] " "Warning: Node \"current_length\[4\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[5\] " "Warning: Node \"current_length\[5\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[3\] " "Warning: Node \"current_length\[3\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[15\] " "Warning: Node \"current_length\[15\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[1\] " "Warning: Node \"current_length\[1\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[2\] " "Warning: Node \"current_length\[2\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[6\] " "Warning: Node \"current_length\[6\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[7\] " "Warning: Node \"current_length\[7\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[8\] " "Warning: Node \"current_length\[8\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[0\]\$latch " "Warning: Node \"output\[0\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[1\]\$latch " "Warning: Node \"output\[1\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[2\]\$latch " "Warning: Node \"output\[2\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[3\]\$latch " "Warning: Node \"output\[3\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[4\]\$latch " "Warning: Node \"output\[4\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[5\]\$latch " "Warning: Node \"output\[5\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[6\]\$latch " "Warning: Node \"output\[6\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[7\]\$latch " "Warning: Node \"output\[7\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "state_reg.A " "Info: Detected ripple clock \"state_reg.A\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_reg.A" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register current_length\[9\] register state_reg.E 91.83 MHz 10.89 ns Internal " "Info: Clock \"clk\" has Internal fmax of 91.83 MHz between source register \"current_length\[9\]\" and destination register \"state_reg.E\" (period= 10.89 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.257 ns + Longest register register " "Info: + Longest register to register delay is 2.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[9\] 1 REG LCCOMB_X27_Y13_N24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y13_N24; Fanout = 3; REG Node = 'current_length\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.272 ns) 0.632 ns Equal0~2 2 COMB LCCOMB_X26_Y13_N30 1 " "Info: 2: + IC(0.360 ns) + CELL(0.272 ns) = 0.632 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { current_length[9] Equal0~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.378 ns) 1.269 ns Equal0~6 3 COMB LCCOMB_X26_Y13_N14 20 " "Info: 3: + IC(0.259 ns) + CELL(0.378 ns) = 1.269 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 20; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Equal0~2 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.746 ns) 2.257 ns state_reg.E 4 REG LCFF_X26_Y13_N7 3 " "Info: 4: + IC(0.242 ns) + CELL(0.746 ns) = 2.257 ns; Loc. = LCFF_X26_Y13_N7; Fanout = 3; REG Node = 'state_reg.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { Equal0~6 state_reg.E } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.396 ns ( 61.85 % ) " "Info: Total cell delay = 1.396 ns ( 61.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.861 ns ( 38.15 % ) " "Info: Total interconnect delay = 0.861 ns ( 38.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { current_length[9] Equal0~2 Equal0~6 state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.257 ns" { current_length[9] {} Equal0~2 {} Equal0~6 {} state_reg.E {} } { 0.000ns 0.360ns 0.259ns 0.242ns } { 0.000ns 0.272ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.098 ns - Smallest " "Info: - Smallest clock skew is -3.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns state_reg.E 3 REG LCFF_X26_Y13_N7 3 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y13_N7; Fanout = 3; REG Node = 'state_reg.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl state_reg.E } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.E {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.589 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.712 ns) 2.934 ns state_reg.A 2 REG LCFF_X15_Y7_N19 3 " "Info: 2: + IC(1.368 ns) + CELL(0.712 ns) = 2.934 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'state_reg.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk state_reg.A } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.000 ns) 4.591 ns state_reg.A~clkctrl 3 COMB CLKCTRL_G4 24 " "Info: 3: + IC(1.657 ns) + CELL(0.000 ns) = 4.591 ns; Loc. = CLKCTRL_G4; Fanout = 24; COMB Node = 'state_reg.A~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { state_reg.A state_reg.A~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.053 ns) 5.589 ns current_length\[9\] 4 REG LCCOMB_X27_Y13_N24 3 " "Info: 4: + IC(0.945 ns) + CELL(0.053 ns) = 5.589 ns; Loc. = LCCOMB_X27_Y13_N24; Fanout = 3; REG Node = 'current_length\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { state_reg.A~clkctrl current_length[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 28.97 % ) " "Info: Total cell delay = 1.619 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.970 ns ( 71.03 % ) " "Info: Total interconnect delay = 3.970 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.589 ns" { clk state_reg.A state_reg.A~clkctrl current_length[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.589 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} current_length[9] {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.945ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.E {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.589 ns" { clk state_reg.A state_reg.A~clkctrl current_length[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.589 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} current_length[9] {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.945ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { current_length[9] Equal0~2 Equal0~6 state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.257 ns" { current_length[9] {} Equal0~2 {} Equal0~6 {} state_reg.E {} } { 0.000ns 0.360ns 0.259ns 0.242ns } { 0.000ns 0.272ns 0.378ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.E {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.589 ns" { clk state_reg.A state_reg.A~clkctrl current_length[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.589 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} current_length[9] {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.945ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "state_reg.D output\[7\]\$latch clk 704 ps " "Info: Found hold time violation between source  pin or register \"state_reg.D\" and destination pin or register \"output\[7\]\$latch\" for clock \"clk\" (Hold time is 704 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.062 ns + Largest " "Info: + Largest clock skew is 3.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.553 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.712 ns) 2.934 ns state_reg.A 2 REG LCFF_X15_Y7_N19 3 " "Info: 2: + IC(1.368 ns) + CELL(0.712 ns) = 2.934 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'state_reg.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk state_reg.A } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.000 ns) 4.591 ns state_reg.A~clkctrl 3 COMB CLKCTRL_G4 24 " "Info: 3: + IC(1.657 ns) + CELL(0.000 ns) = 4.591 ns; Loc. = CLKCTRL_G4; Fanout = 24; COMB Node = 'state_reg.A~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { state_reg.A state_reg.A~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.053 ns) 5.553 ns output\[7\]\$latch 4 REG LCCOMB_X39_Y8_N30 1 " "Info: 4: + IC(0.909 ns) + CELL(0.053 ns) = 5.553 ns; Loc. = LCCOMB_X39_Y8_N30; Fanout = 1; REG Node = 'output\[7\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 29.16 % ) " "Info: Total cell delay = 1.619 ns ( 29.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.934 ns ( 70.84 % ) " "Info: Total interconnect delay = 3.934 ns ( 70.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { clk state_reg.A state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[7]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.491 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns state_reg.D 3 REG LCFF_X26_Y13_N5 5 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y13_N5; Fanout = 5; REG Node = 'state_reg.D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl state_reg.D } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.D {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { clk state_reg.A state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[7]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.D {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.264 ns - Shortest register register " "Info: - Shortest register to register delay is 2.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_reg.D 1 REG LCFF_X26_Y13_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N5; Fanout = 5; REG Node = 'state_reg.D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg.D } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.053 ns) 0.289 ns Selector21~1 2 COMB LCCOMB_X26_Y13_N6 8 " "Info: 2: + IC(0.236 ns) + CELL(0.053 ns) = 0.289 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 8; COMB Node = 'Selector21~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.289 ns" { state_reg.D Selector21~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.154 ns) 1.902 ns Selector28~0 3 COMB LCCOMB_X39_Y8_N22 1 " "Info: 3: + IC(1.459 ns) + CELL(0.154 ns) = 1.902 ns; Loc. = LCCOMB_X39_Y8_N22; Fanout = 1; COMB Node = 'Selector28~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { Selector21~1 Selector28~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.154 ns) 2.264 ns output\[7\]\$latch 4 REG LCCOMB_X39_Y8_N30 1 " "Info: 4: + IC(0.208 ns) + CELL(0.154 ns) = 2.264 ns; Loc. = LCCOMB_X39_Y8_N30; Fanout = 1; REG Node = 'output\[7\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.362 ns" { Selector28~0 output[7]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.361 ns ( 15.95 % ) " "Info: Total cell delay = 0.361 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 84.05 % ) " "Info: Total interconnect delay = 1.903 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { state_reg.D Selector21~1 Selector28~0 output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.264 ns" { state_reg.D {} Selector21~1 {} Selector28~0 {} output[7]$latch {} } { 0.000ns 0.236ns 1.459ns 0.208ns } { 0.000ns 0.053ns 0.154ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { clk state_reg.A state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[7]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.D {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { state_reg.D Selector21~1 Selector28~0 output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.264 ns" { state_reg.D {} Selector21~1 {} Selector28~0 {} output[7]$latch {} } { 0.000ns 0.236ns 1.459ns 0.208ns } { 0.000ns 0.053ns 0.154ns 0.154ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state_reg.E lngth_in\[12\] clk 4.903 ns register " "Info: tsu for register \"state_reg.E\" (data pin = \"lngth_in\[12\]\", clock pin = \"clk\") is 4.903 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.304 ns + Longest pin register " "Info: + Longest pin to register delay is 7.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_in\[12\] 1 PIN PIN_K4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K4; Fanout = 1; PIN Node = 'lngth_in\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.530 ns) + CELL(0.357 ns) 5.697 ns Equal0~1 2 COMB LCCOMB_X26_Y13_N10 1 " "Info: 2: + IC(4.530 ns) + CELL(0.357 ns) = 5.697 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { lngth_in[12] Equal0~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.357 ns) 6.316 ns Equal0~6 3 COMB LCCOMB_X26_Y13_N14 20 " "Info: 3: + IC(0.262 ns) + CELL(0.357 ns) = 6.316 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 20; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { Equal0~1 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.746 ns) 7.304 ns state_reg.E 4 REG LCFF_X26_Y13_N7 3 " "Info: 4: + IC(0.242 ns) + CELL(0.746 ns) = 7.304 ns; Loc. = LCFF_X26_Y13_N7; Fanout = 3; REG Node = 'state_reg.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { Equal0~6 state_reg.E } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.270 ns ( 31.08 % ) " "Info: Total cell delay = 2.270 ns ( 31.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.034 ns ( 68.92 % ) " "Info: Total interconnect delay = 5.034 ns ( 68.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.304 ns" { lngth_in[12] Equal0~1 Equal0~6 state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.304 ns" { lngth_in[12] {} lngth_in[12]~combout {} Equal0~1 {} Equal0~6 {} state_reg.E {} } { 0.000ns 0.000ns 4.530ns 0.262ns 0.242ns } { 0.000ns 0.810ns 0.357ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns state_reg.E 3 REG LCFF_X26_Y13_N7 3 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y13_N7; Fanout = 3; REG Node = 'state_reg.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl state_reg.E } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.E {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.304 ns" { lngth_in[12] Equal0~1 Equal0~6 state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.304 ns" { lngth_in[12] {} lngth_in[12]~combout {} Equal0~1 {} Equal0~6 {} state_reg.E {} } { 0.000ns 0.000ns 4.530ns 0.262ns 0.242ns } { 0.000ns 0.810ns 0.357ns 0.357ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.E {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[5\] output\[5\]\$latch 9.803 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[5\]\" through register \"output\[5\]\$latch\" is 9.803 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.513 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.712 ns) 2.934 ns state_reg.A 2 REG LCFF_X15_Y7_N19 3 " "Info: 2: + IC(1.368 ns) + CELL(0.712 ns) = 2.934 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'state_reg.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk state_reg.A } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.000 ns) 4.591 ns state_reg.A~clkctrl 3 COMB CLKCTRL_G4 24 " "Info: 3: + IC(1.657 ns) + CELL(0.000 ns) = 4.591 ns; Loc. = CLKCTRL_G4; Fanout = 24; COMB Node = 'state_reg.A~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { state_reg.A state_reg.A~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.053 ns) 5.513 ns output\[5\]\$latch 4 REG LCCOMB_X15_Y2_N16 1 " "Info: 4: + IC(0.869 ns) + CELL(0.053 ns) = 5.513 ns; Loc. = LCCOMB_X15_Y2_N16; Fanout = 1; REG Node = 'output\[5\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { state_reg.A~clkctrl output[5]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 29.37 % ) " "Info: Total cell delay = 1.619 ns ( 29.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 70.63 % ) " "Info: Total interconnect delay = 3.894 ns ( 70.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { clk state_reg.A state_reg.A~clkctrl output[5]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[5]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.869ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.290 ns + Longest register pin " "Info: + Longest register to pin delay is 4.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[5\]\$latch 1 REG LCCOMB_X15_Y2_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y2_N16; Fanout = 1; REG Node = 'output\[5\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.358 ns) + CELL(1.932 ns) 4.290 ns output\[5\] 2 PIN PIN_H12 0 " "Info: 2: + IC(2.358 ns) + CELL(1.932 ns) = 4.290 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'output\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { output[5]$latch output[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 45.03 % ) " "Info: Total cell delay = 1.932 ns ( 45.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.358 ns ( 54.97 % ) " "Info: Total interconnect delay = 2.358 ns ( 54.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { output[5]$latch output[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { output[5]$latch {} output[5] {} } { 0.000ns 2.358ns } { 0.000ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { clk state_reg.A state_reg.A~clkctrl output[5]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[5]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.869ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { output[5]$latch output[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { output[5]$latch {} output[5] {} } { 0.000ns 2.358ns } { 0.000ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "output\[7\]\$latch portThree\[7\] clk 0.508 ns register " "Info: th for register \"output\[7\]\$latch\" (data pin = \"portThree\[7\]\", clock pin = \"clk\") is 0.508 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.553 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.712 ns) 2.934 ns state_reg.A 2 REG LCFF_X15_Y7_N19 3 " "Info: 2: + IC(1.368 ns) + CELL(0.712 ns) = 2.934 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'state_reg.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk state_reg.A } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.000 ns) 4.591 ns state_reg.A~clkctrl 3 COMB CLKCTRL_G4 24 " "Info: 3: + IC(1.657 ns) + CELL(0.000 ns) = 4.591 ns; Loc. = CLKCTRL_G4; Fanout = 24; COMB Node = 'state_reg.A~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { state_reg.A state_reg.A~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.053 ns) 5.553 ns output\[7\]\$latch 4 REG LCCOMB_X39_Y8_N30 1 " "Info: 4: + IC(0.909 ns) + CELL(0.053 ns) = 5.553 ns; Loc. = LCCOMB_X39_Y8_N30; Fanout = 1; REG Node = 'output\[7\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 29.16 % ) " "Info: Total cell delay = 1.619 ns ( 29.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.934 ns ( 70.84 % ) " "Info: Total interconnect delay = 3.934 ns ( 70.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { clk state_reg.A state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[7]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.045 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns portThree\[7\] 1 PIN PIN_R2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 1; PIN Node = 'portThree\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portThree[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.496 ns) + CELL(0.357 ns) 4.683 ns Selector28~0 2 COMB LCCOMB_X39_Y8_N22 1 " "Info: 2: + IC(3.496 ns) + CELL(0.357 ns) = 4.683 ns; Loc. = LCCOMB_X39_Y8_N22; Fanout = 1; COMB Node = 'Selector28~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.853 ns" { portThree[7] Selector28~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.154 ns) 5.045 ns output\[7\]\$latch 3 REG LCCOMB_X39_Y8_N30 1 " "Info: 3: + IC(0.208 ns) + CELL(0.154 ns) = 5.045 ns; Loc. = LCCOMB_X39_Y8_N30; Fanout = 1; REG Node = 'output\[7\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.362 ns" { Selector28~0 output[7]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 26.58 % ) " "Info: Total cell delay = 1.341 ns ( 26.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.704 ns ( 73.42 % ) " "Info: Total interconnect delay = 3.704 ns ( 73.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.045 ns" { portThree[7] Selector28~0 output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.045 ns" { portThree[7] {} portThree[7]~combout {} Selector28~0 {} output[7]$latch {} } { 0.000ns 0.000ns 3.496ns 0.208ns } { 0.000ns 0.830ns 0.357ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { clk state_reg.A state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[7]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.045 ns" { portThree[7] Selector28~0 output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.045 ns" { portThree[7] {} portThree[7]~combout {} Selector28~0 {} output[7]$latch {} } { 0.000ns 0.000ns 3.496ns 0.208ns } { 0.000ns 0.830ns 0.357ns 0.154ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 20:35:44 2015 " "Info: Processing ended: Wed Mar 18 20:35:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
