{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681377476618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681377476618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 10:17:56 2023 " "Processing started: Thu Apr 13 10:17:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681377476618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377476618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377476618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681377477113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681377477113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LECI/LSD/projeto_teste/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483777 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LECI/LSD/projeto_teste/Bin7SegDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterDown4-Behavioral " "Found design unit 1: CounterDown4-Behavioral" {  } { { "CounterDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterDown4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterDown4 " "Found entity 1: CounterDown4" {  } { { "CounterDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterDown4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterupdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterupdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDown4-Behavioral " "Found design unit 1: CounterUpDown4-Behavioral" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDown4 " "Found entity 1: CounterUpDown4" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/LECI/LSD/projeto_teste/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LECI/LSD/projeto_teste/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto " "Found entity 1: Projeto" {  } { { "Projeto.bdf" "" { Schematic "C:/LECI/LSD/projeto_teste/Projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-Behavioral " "Found design unit 1: mux_2to1-Behavioral" {  } { { "output_files/mux_2to1.vhd" "" { Text "C:/LECI/LSD/projeto_teste/output_files/mux_2to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "output_files/mux_2to1.vhd" "" { Text "C:/LECI/LSD/projeto_teste/output_files/mux_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto " "Elaborating entity \"Projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681377483808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst1t3534 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst1t3534\"" {  } { { "Projeto.bdf" "inst1t3534" { Schematic "C:/LECI/LSD/projeto_teste/Projeto.bdf" { { 360 984 1192 440 "inst1t3534" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681377483808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUpDown4 CounterUpDown4:inst345345 " "Elaborating entity \"CounterUpDown4\" for hierarchy \"CounterUpDown4:inst345345\"" {  } { { "Projeto.bdf" "inst345345" { Schematic "C:/LECI/LSD/projeto_teste/Projeto.bdf" { { 360 776 936 440 "inst345345" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "s_count\[0\] CounterUpDown4.vhd(15) " "Netlist error at CounterUpDown4.vhd(15): can't infer register for s_count\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 15 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[0\] CounterUpDown4.vhd(13) " "Inferred latch for \"s_count\[0\]\" at CounterUpDown4.vhd(13)" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 "|Projeto|CounterUpDown4:inst345345"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "s_count\[1\] CounterUpDown4.vhd(15) " "Netlist error at CounterUpDown4.vhd(15): can't infer register for s_count\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 15 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[1\] CounterUpDown4.vhd(13) " "Inferred latch for \"s_count\[1\]\" at CounterUpDown4.vhd(13)" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 "|Projeto|CounterUpDown4:inst345345"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "s_count\[2\] CounterUpDown4.vhd(15) " "Netlist error at CounterUpDown4.vhd(15): can't infer register for s_count\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 15 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[2\] CounterUpDown4.vhd(13) " "Inferred latch for \"s_count\[2\]\" at CounterUpDown4.vhd(13)" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 "|Projeto|CounterUpDown4:inst345345"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "s_count\[3\] CounterUpDown4.vhd(15) " "Netlist error at CounterUpDown4.vhd(15): can't infer register for s_count\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 15 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[3\] CounterUpDown4.vhd(13) " "Inferred latch for \"s_count\[3\]\" at CounterUpDown4.vhd(13)" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 "|Projeto|CounterUpDown4:inst345345"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "CounterUpDown4.vhd(15) " "HDL error at CounterUpDown4.vhd(15): couldn't implement registers for assignments on this clock edge" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 15 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "CounterUpDown4.vhd(17) " "HDL error at CounterUpDown4.vhd(17): couldn't implement registers for assignments on this clock edge" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 17 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CounterUpDown4:inst345345 " "Can't elaborate user hierarchy \"CounterUpDown4:inst345345\"" {  } { { "Projeto.bdf" "inst345345" { Schematic "C:/LECI/LSD/projeto_teste/Projeto.bdf" { { 360 776 936 440 "inst345345" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681377483950 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 13 10:18:03 2023 " "Processing ended: Thu Apr 13 10:18:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681377483950 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681377483950 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681377483950 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483950 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377484605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681377476618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681377476618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 10:17:56 2023 " "Processing started: Thu Apr 13 10:17:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681377476618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377476618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377476618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681377477113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681377477113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LECI/LSD/projeto_teste/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483777 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LECI/LSD/projeto_teste/Bin7SegDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterDown4-Behavioral " "Found design unit 1: CounterDown4-Behavioral" {  } { { "CounterDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterDown4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterDown4 " "Found entity 1: CounterDown4" {  } { { "CounterDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterDown4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterupdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterupdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDown4-Behavioral " "Found design unit 1: CounterUpDown4-Behavioral" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDown4 " "Found entity 1: CounterUpDown4" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/LECI/LSD/projeto_teste/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LECI/LSD/projeto_teste/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto " "Found entity 1: Projeto" {  } { { "Projeto.bdf" "" { Schematic "C:/LECI/LSD/projeto_teste/Projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-Behavioral " "Found design unit 1: mux_2to1-Behavioral" {  } { { "output_files/mux_2to1.vhd" "" { Text "C:/LECI/LSD/projeto_teste/output_files/mux_2to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "output_files/mux_2to1.vhd" "" { Text "C:/LECI/LSD/projeto_teste/output_files/mux_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681377483792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto " "Elaborating entity \"Projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681377483808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst1t3534 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst1t3534\"" {  } { { "Projeto.bdf" "inst1t3534" { Schematic "C:/LECI/LSD/projeto_teste/Projeto.bdf" { { 360 984 1192 440 "inst1t3534" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681377483808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUpDown4 CounterUpDown4:inst345345 " "Elaborating entity \"CounterUpDown4\" for hierarchy \"CounterUpDown4:inst345345\"" {  } { { "Projeto.bdf" "inst345345" { Schematic "C:/LECI/LSD/projeto_teste/Projeto.bdf" { { 360 776 936 440 "inst345345" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "s_count\[0\] CounterUpDown4.vhd(15) " "Netlist error at CounterUpDown4.vhd(15): can't infer register for s_count\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 15 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[0\] CounterUpDown4.vhd(13) " "Inferred latch for \"s_count\[0\]\" at CounterUpDown4.vhd(13)" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 "|Projeto|CounterUpDown4:inst345345"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "s_count\[1\] CounterUpDown4.vhd(15) " "Netlist error at CounterUpDown4.vhd(15): can't infer register for s_count\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 15 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[1\] CounterUpDown4.vhd(13) " "Inferred latch for \"s_count\[1\]\" at CounterUpDown4.vhd(13)" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 "|Projeto|CounterUpDown4:inst345345"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "s_count\[2\] CounterUpDown4.vhd(15) " "Netlist error at CounterUpDown4.vhd(15): can't infer register for s_count\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 15 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[2\] CounterUpDown4.vhd(13) " "Inferred latch for \"s_count\[2\]\" at CounterUpDown4.vhd(13)" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 "|Projeto|CounterUpDown4:inst345345"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "s_count\[3\] CounterUpDown4.vhd(15) " "Netlist error at CounterUpDown4.vhd(15): can't infer register for s_count\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 15 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[3\] CounterUpDown4.vhd(13) " "Inferred latch for \"s_count\[3\]\" at CounterUpDown4.vhd(13)" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 "|Projeto|CounterUpDown4:inst345345"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "CounterUpDown4.vhd(15) " "HDL error at CounterUpDown4.vhd(15): couldn't implement registers for assignments on this clock edge" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 15 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "CounterUpDown4.vhd(17) " "HDL error at CounterUpDown4.vhd(17): couldn't implement registers for assignments on this clock edge" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/projeto_teste/CounterUpDown4.vhd" 17 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CounterUpDown4:inst345345 " "Can't elaborate user hierarchy \"CounterUpDown4:inst345345\"" {  } { { "Projeto.bdf" "inst345345" { Schematic "C:/LECI/LSD/projeto_teste/Projeto.bdf" { { 360 776 936 440 "inst345345" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681377483823 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681377483950 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 13 10:18:03 2023 " "Processing ended: Thu Apr 13 10:18:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681377483950 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681377483950 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681377483950 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681377483950 ""}
