Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_Top_Tb_behav xil_defaultlib.Single_Cycle_Top_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_Module
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.stack
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Single_Cycle_Top
Compiling module xil_defaultlib.Single_Cycle_Top_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Single_Cycle_Top_Tb_behav
