\hypertarget{union__hw__spi__tcr}{}\section{\+\_\+hw\+\_\+spi\+\_\+tcr Union Reference}
\label{union__hw__spi__tcr}\index{\+\_\+hw\+\_\+spi\+\_\+tcr@{\+\_\+hw\+\_\+spi\+\_\+tcr}}


H\+W\+\_\+\+S\+P\+I\+\_\+\+T\+CR -\/ Transfer Count Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+spi.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__spi__tcr_1_1__hw__spi__tcr__bitfields}{\+\_\+hw\+\_\+spi\+\_\+tcr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__spi__tcr_a1017337e42df6b02a7c00a00a434b354}{}\label{union__hw__spi__tcr_a1017337e42df6b02a7c00a00a434b354}

\item 
struct \hyperlink{struct__hw__spi__tcr_1_1__hw__spi__tcr__bitfields}{\+\_\+hw\+\_\+spi\+\_\+tcr\+::\+\_\+hw\+\_\+spi\+\_\+tcr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__spi__tcr_a65f76d90fc969c9ab2c6bcae0cd4ab69}{}\label{union__hw__spi__tcr_a65f76d90fc969c9ab2c6bcae0cd4ab69}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+P\+I\+\_\+\+T\+CR -\/ Transfer Count Register (RW) 

Reset value\+: 0x00000000U

T\+CR contains a counter that indicates the number of S\+PI transfers made. The transfer counter is intended to assist in queue management. Do not write the T\+CR when the module is in the Running state. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+spi.\+h\end{DoxyCompactItemize}
