{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1772091905177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1772091905182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 26 02:45:05 2026 " "Processing started: Thu Feb 26 02:45:05 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1772091905182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772091905182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4a -c lab4a " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4a -c lab4a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772091905182 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1772091905553 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"begin\", or a declaration statement data_mem.vhd(21) " "VHDL syntax error at data_mem.vhd(21) near text \"PROCESS\";  expecting \"begin\", or a declaration statement" {  } { { "data_mem.vhd" "" { Text "/home/drhahnchenflugel/Github/Computer-Organisation-Architecture-Work/lab4a_vhdl/home/data_mem.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772091911366 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"(\", or \"'\", or \".\" data_mem.vhd(23) " "VHDL syntax error at data_mem.vhd(23) near text \"THEN\";  expecting \"(\", or \"'\", or \".\"" {  } { { "data_mem.vhd" "" { Text "/home/drhahnchenflugel/Github/Computer-Organisation-Architecture-Work/lab4a_vhdl/home/data_mem.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772091911366 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement data_mem.vhd(28) " "VHDL syntax error at data_mem.vhd(28) near text \"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "data_mem.vhd" "" { Text "/home/drhahnchenflugel/Github/Computer-Organisation-Architecture-Work/lab4a_vhdl/home/data_mem.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772091911366 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement data_mem.vhd(34) " "VHDL syntax error at data_mem.vhd(34) near text \"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "data_mem.vhd" "" { Text "/home/drhahnchenflugel/Github/Computer-Organisation-Architecture-Work/lab4a_vhdl/home/data_mem.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772091911366 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" data_mem.vhd(37) " "VHDL syntax error at data_mem.vhd(37) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "data_mem.vhd" "" { Text "/home/drhahnchenflugel/Github/Computer-Organisation-Architecture-Work/lab4a_vhdl/home/data_mem.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772091911366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 0 0 " "Found 0 design units, including 0 entities, in source file data_mem.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772091911367 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1120 " "Peak virtual memory: 1120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1772091911414 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 26 02:45:11 2026 " "Processing ended: Thu Feb 26 02:45:11 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1772091911414 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1772091911414 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1772091911414 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1772091911414 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1772091911522 ""}
