

================================================================
== Vivado HLS Report for 'lut'
================================================================
* Date:           Wed Dec 15 11:44:35 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Output_port_lookup
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.934|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     971|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     543|
|Register         |        -|      -|     910|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     910|    1514|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_3_fu_1964_p2                  |     +    |      0|  0|  13|           4|           1|
    |tmp_1_10_fu_1461_p2               |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_11_fu_1483_p2               |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_12_fu_1505_p2               |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_13_fu_1527_p2               |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_14_fu_1633_p2               |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_1_fu_1241_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_2_fu_1263_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_3_fu_1285_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_4_fu_1307_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_5_fu_1329_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_6_fu_1351_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_7_fu_1373_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_8_fu_1395_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_9_fu_1417_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_fu_1219_p2                  |   icmp   |      0|  0|  24|          48|          48|
    |tmp_1_s_fu_1439_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_10_fu_1471_p2               |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_11_fu_1493_p2               |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_12_fu_1515_p2               |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_13_fu_1537_p2               |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_14_fu_1862_p2               |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_1_fu_1251_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_2_fu_1273_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_3_fu_1295_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_4_fu_1317_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_5_fu_1339_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_6_fu_1361_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_7_fu_1383_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_8_fu_1405_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_9_fu_1427_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_fu_1229_p2                  |   icmp   |      0|  0|  24|          48|          48|
    |tmp_4_s_fu_1449_p2                |   icmp   |      0|  0|  24|          48|          48|
    |or_cond10_fu_1791_p2              |    or    |      0|  0|   2|           1|           1|
    |or_cond11_fu_1805_p2              |    or    |      0|  0|   2|           1|           1|
    |or_cond12_fu_1819_p2              |    or    |      0|  0|   2|           1|           1|
    |or_cond13_fu_1833_p2              |    or    |      0|  0|   2|           1|           1|
    |or_cond14_fu_1847_p2              |    or    |      0|  0|   2|           1|           1|
    |or_cond1_fu_1665_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond2_fu_1679_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond3_fu_1693_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond4_fu_1707_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond5_fu_1721_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond6_fu_1735_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond7_fu_1749_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond8_fu_1763_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond9_fu_1777_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_1651_p2                |    or    |      0|  0|   2|           1|           1|
    |p_lut_ta_fu_1623_p2               |    or    |      0|  0|   2|           1|           1|
    |tmp10_fu_1611_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp11_fu_1599_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp12_fu_1605_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp1_fu_1551_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_1545_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp3_fu_1569_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp4_fu_1557_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp5_fu_1563_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp6_fu_1617_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp7_fu_1593_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp8_fu_1581_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp9_fu_1587_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_1575_p2                    |    or    |      0|  0|   2|           1|           1|
    |newSel10_fu_1783_p3               |  select  |      0|  0|   8|           1|           8|
    |newSel11_fu_1797_p3               |  select  |      0|  0|   8|           1|           8|
    |newSel12_fu_1811_p3               |  select  |      0|  0|   8|           1|           8|
    |newSel13_fu_1825_p3               |  select  |      0|  0|   8|           1|           8|
    |newSel14_fu_1839_p3               |  select  |      0|  0|   8|           1|           8|
    |newSel15_fu_1853_p3               |  select  |      0|  0|   8|           1|           8|
    |newSel1_fu_1657_p3                |  select  |      0|  0|   8|           1|           8|
    |newSel2_fu_1671_p3                |  select  |      0|  0|   8|           1|           8|
    |newSel3_fu_1685_p3                |  select  |      0|  0|   8|           1|           8|
    |newSel4_fu_1699_p3                |  select  |      0|  0|   8|           1|           8|
    |newSel5_fu_1713_p3                |  select  |      0|  0|   8|           1|           8|
    |newSel6_fu_1727_p3                |  select  |      0|  0|   8|           1|           8|
    |newSel7_fu_1741_p3                |  select  |      0|  0|   8|           1|           8|
    |newSel8_fu_1755_p3                |  select  |      0|  0|   8|           1|           8|
    |newSel9_fu_1769_p3                |  select  |      0|  0|   8|           1|           8|
    |newSel_fu_1643_p3                 |  select  |      0|  0|   8|           1|           8|
    |p_lut_replace_pos_V_l_fu_1207_p3  |  select  |      0|  0|   4|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 971|        1586|        1695|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_lut_replace_pos_V_fl_1_phi_fu_1157_p4   |  15|          3|    1|          3|
    |ap_phi_mux_lut_replace_pos_V_fl_phi_fu_950_p6      |  15|          3|    1|          3|
    |ap_phi_mux_lut_replace_pos_V_ne_1_phi_fu_1168_p4   |  15|          3|    4|         12|
    |ap_phi_mux_lut_replace_pos_V_ne_phi_fu_964_p6      |  15|          3|    4|         12|
    |ap_phi_mux_lut_table_dst_port_V_16_phi_fu_989_p6   |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_17_phi_fu_1001_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_18_phi_fu_1013_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_19_phi_fu_1025_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_20_phi_fu_1037_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_21_phi_fu_1049_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_22_phi_fu_1061_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_23_phi_fu_1073_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_24_phi_fu_1085_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_25_phi_fu_1097_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_26_phi_fu_1109_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_27_phi_fu_1121_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_28_phi_fu_1133_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_29_phi_fu_1145_p6  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_46_phi_fu_155_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_47_phi_fu_208_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_48_phi_fu_261_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_49_phi_fu_314_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_50_phi_fu_367_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_51_phi_fu_420_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_52_phi_fu_473_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_53_phi_fu_526_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_54_phi_fu_579_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_55_phi_fu_632_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_56_phi_fu_685_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_57_phi_fu_738_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_58_phi_fu_791_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_59_phi_fu_844_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_60_phi_fu_897_p32  |  15|          3|    1|          3|
    |ap_phi_mux_lut_table_dst_port_V_61_phi_fu_977_p6   |  15|          3|    1|          3|
    |ap_phi_mux_ssdm_int_V_write_ass_1_phi_fu_1189_p4   |  15|          3|    1|          3|
    |ap_return_0                                        |   9|          2|    8|         16|
    |ap_return_1                                        |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 543|        109|   50|        141|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_return_0_preg         |   8|   0|    8|          0|
    |ap_return_1_preg         |   1|   0|    1|          0|
    |lut_replace_pos_V        |   4|   0|    4|          0|
    |lut_table_dest_mac_V     |  48|   0|   48|          0|
    |lut_table_dest_mac_V_1   |  48|   0|   48|          0|
    |lut_table_dest_mac_V_10  |  48|   0|   48|          0|
    |lut_table_dest_mac_V_11  |  48|   0|   48|          0|
    |lut_table_dest_mac_V_12  |  48|   0|   48|          0|
    |lut_table_dest_mac_V_13  |  48|   0|   48|          0|
    |lut_table_dest_mac_V_14  |  48|   0|   48|          0|
    |lut_table_dest_mac_V_15  |  48|   0|   48|          0|
    |lut_table_dest_mac_V_2   |  48|   0|   48|          0|
    |lut_table_dest_mac_V_3   |  48|   0|   48|          0|
    |lut_table_dest_mac_V_4   |  48|   0|   48|          0|
    |lut_table_dest_mac_V_5   |  48|   0|   48|          0|
    |lut_table_dest_mac_V_6   |  48|   0|   48|          0|
    |lut_table_dest_mac_V_7   |  48|   0|   48|          0|
    |lut_table_dest_mac_V_8   |  48|   0|   48|          0|
    |lut_table_dest_mac_V_9   |  48|   0|   48|          0|
    |lut_table_dst_port_V     |   8|   0|    8|          0|
    |lut_table_dst_port_V_1   |   8|   0|    8|          0|
    |lut_table_dst_port_V_10  |   8|   0|    8|          0|
    |lut_table_dst_port_V_11  |   8|   0|    8|          0|
    |lut_table_dst_port_V_12  |   8|   0|    8|          0|
    |lut_table_dst_port_V_13  |   8|   0|    8|          0|
    |lut_table_dst_port_V_14  |   8|   0|    8|          0|
    |lut_table_dst_port_V_15  |   8|   0|    8|          0|
    |lut_table_dst_port_V_2   |   8|   0|    8|          0|
    |lut_table_dst_port_V_3   |   8|   0|    8|          0|
    |lut_table_dst_port_V_4   |   8|   0|    8|          0|
    |lut_table_dst_port_V_5   |   8|   0|    8|          0|
    |lut_table_dst_port_V_6   |   8|   0|    8|          0|
    |lut_table_dst_port_V_7   |   8|   0|    8|          0|
    |lut_table_dst_port_V_8   |   8|   0|    8|          0|
    |lut_table_dst_port_V_9   |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 910|   0|  910|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      lut     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      lut     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      lut     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      lut     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      lut     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      lut     | return value |
|ap_return_0   | out |    8| ap_ctrl_hs |      lut     | return value |
|ap_return_1   | out |    1| ap_ctrl_hs |      lut     | return value |
|dst_mac_V     |  in |   48|   ap_none  |   dst_mac_V  |    scalar    |
|src_mac_V     |  in |   48|   ap_none  |   src_mac_V  |    scalar    |
|src_port_V    |  in |    8|   ap_none  |  src_port_V  |    scalar    |
|lookup_req_V  |  in |    1|   ap_none  | lookup_req_V |    scalar    |
|reset_V       |  in |    1|   ap_none  |    reset_V   |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

