vsim work.router_sync_tb
# vsim work.router_sync_tb 
# Start time: 17:51:40 on Apr 22,2021
# Loading work.router_sync_tb
# Loading work.router_sync
add wave sim:/router_sync_tb/*
run -all
# @  0ns : q = x, vldout = x,x,x
# @ 10ns : q = x, vldout = 0,1,1
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync_tb.v(62)
#    Time: 4070 ps  Iteration: 0  Instance: /router_sync_tb
# 1
# Break in Module router_sync_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync_tb.v line 62
# End time: 17:55:19 on Apr 22,2021, Elapsed time: 0:03:39
# Errors: 0, Warnings: 1
