-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
-- Date        : Sun Feb  9 09:13:35 2025
-- Host        : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vitis_design_dpa_mon2_0_stub.vhdl
-- Design      : vitis_design_dpa_mon2_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xcvc1902-vsva2197-2MP-e-S
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    mon_clk : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    trace_rst : in STD_LOGIC;
    rtrace_counter_overflow : in STD_LOGIC;
    rtrace_counter : in STD_LOGIC_VECTOR ( 44 downto 0 );
    rtrace_event : out STD_LOGIC;
    rtrace_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rtrace_valid : out STD_LOGIC;
    rtrace_read : in STD_LOGIC;
    wtrace_counter_overflow : in STD_LOGIC;
    wtrace_counter : in STD_LOGIC_VECTOR ( 44 downto 0 );
    wtrace_event : out STD_LOGIC;
    wtrace_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wtrace_valid : out STD_LOGIC;
    wtrace_read : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_awaddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot_mon : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid_mon : in STD_LOGIC;
    s_axi_awready_mon : in STD_LOGIC;
    s_axi_wdata_mon : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_mon : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid_mon : in STD_LOGIC;
    s_axi_wready_mon : in STD_LOGIC;
    s_axi_bresp_mon : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid_mon : in STD_LOGIC;
    s_axi_bready_mon : in STD_LOGIC;
    s_axi_araddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot_mon : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid_mon : in STD_LOGIC;
    s_axi_arready_mon : in STD_LOGIC;
    s_axi_rdata_mon : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp_mon : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid_mon : in STD_LOGIC;
    s_axi_rready_mon : in STD_LOGIC;
    m_axi_AWVALID : in STD_LOGIC;
    m_axi_AWREADY : in STD_LOGIC;
    m_axi_AWADDR : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWREGION : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_WVALID : in STD_LOGIC;
    m_axi_WREADY : in STD_LOGIC;
    m_axi_WDATA : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_WSTRB : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_WLAST : in STD_LOGIC;
    m_axi_WID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_WUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ARVALID : in STD_LOGIC;
    m_axi_ARREADY : in STD_LOGIC;
    m_axi_ARADDR : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARREGION : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_RVALID : in STD_LOGIC;
    m_axi_RREADY : in STD_LOGIC;
    m_axi_RDATA : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_RLAST : in STD_LOGIC;
    m_axi_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_RRESP : in STD_LOGIC;
    m_axi_BVALID : in STD_LOGIC;
    m_axi_BREADY : in STD_LOGIC;
    m_axi_BRESP : in STD_LOGIC;
    m_axi_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );

  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "vitis_design_dpa_mon2_0,axi_interface_monitor,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "vitis_design_dpa_mon2_0,axi_interface_monitor,{x_ipProduct=Vivado 2024.2.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_interface_monitor,x_ipVersion=1.1,x_ipCoreRevision=0,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,TRACE_READ_ID=2,TRACE_WRITE_ID=3,MODE_SDACCEL=1,CAPTURE_BURSTS=0,ENABLE_DEBUG=1,NUM_REG_STAGES=1,ENABLE_COUNTERS=1,ENABLE_TRACE=1,WRITE_START_SELECT=Address,WRITE_STOP_SELECT=Last Data,READ_START_SELECT=Address,READ_STOP_SELECT=Last Data,DATA_WIDTH=512,ADDR_WIDTH=64,COUNT_WIDTH=64,USER_WIDTH=0,ID_WIDTH=1,ENABLE_ADDR_FILTER=0,ADDR_MIN=0000000000000000000000000000000000000000000000000000000000000000,ADDR_MAX=0000000000000000000000000000000000000000000000000000000000000000,EXT_MON_RST=1,EXT_TRACE_RST=1}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute syn_black_box : boolean;
  attribute black_box_pad_pin : string;
  attribute syn_black_box of stub : architecture is true;
  attribute black_box_pad_pin of stub : architecture is "mon_clk,mon_resetn,trace_clk,trace_rst,rtrace_counter_overflow,rtrace_counter[44:0],rtrace_event,rtrace_data[63:0],rtrace_valid,rtrace_read,wtrace_counter_overflow,wtrace_counter[44:0],wtrace_event,wtrace_data[63:0],wtrace_valid,wtrace_read,s_axi_awaddr[7:0],s_axi_awprot[2:0],s_axi_awvalid,s_axi_awready,s_axi_wdata[31:0],s_axi_wstrb[3:0],s_axi_wvalid,s_axi_wready,s_axi_bvalid,s_axi_bready,s_axi_bresp[1:0],s_axi_araddr[7:0],s_axi_arprot[2:0],s_axi_arvalid,s_axi_arready,s_axi_rdata[31:0],s_axi_rresp[1:0],s_axi_rvalid,s_axi_rready,s_axi_awaddr_mon[7:0],s_axi_awprot_mon[2:0],s_axi_awvalid_mon,s_axi_awready_mon,s_axi_wdata_mon[31:0],s_axi_wstrb_mon[3:0],s_axi_wvalid_mon,s_axi_wready_mon,s_axi_bresp_mon[1:0],s_axi_bvalid_mon,s_axi_bready_mon,s_axi_araddr_mon[7:0],s_axi_arprot_mon[2:0],s_axi_arvalid_mon,s_axi_arready_mon,s_axi_rdata_mon[31:0],s_axi_rresp_mon[1:0],s_axi_rvalid_mon,s_axi_rready_mon,m_axi_AWVALID,m_axi_AWREADY,m_axi_AWADDR[63:0],m_axi_AWID[0:0],m_axi_AWLEN[7:0],m_axi_AWSIZE[2:0],m_axi_AWBURST[1:0],m_axi_AWLOCK[1:0],m_axi_AWCACHE[3:0],m_axi_AWPROT[2:0],m_axi_AWQOS[3:0],m_axi_AWREGION[3:0],m_axi_AWUSER[0:0],m_axi_WVALID,m_axi_WREADY,m_axi_WDATA[511:0],m_axi_WSTRB[63:0],m_axi_WLAST,m_axi_WID[0:0],m_axi_WUSER[0:0],m_axi_ARVALID,m_axi_ARREADY,m_axi_ARADDR[63:0],m_axi_ARID[0:0],m_axi_ARLEN[7:0],m_axi_ARSIZE[2:0],m_axi_ARBURST[1:0],m_axi_ARLOCK[1:0],m_axi_ARCACHE[3:0],m_axi_ARPROT[2:0],m_axi_ARQOS[3:0],m_axi_ARREGION[3:0],m_axi_ARUSER[0:0],m_axi_RVALID,m_axi_RREADY,m_axi_RDATA[511:0],m_axi_RLAST,m_axi_RID[0:0],m_axi_RUSER[0:0],m_axi_RRESP,m_axi_BVALID,m_axi_BREADY,m_axi_BRESP,m_axi_BID[0:0],m_axi_BUSER[0:0]";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of mon_clk : signal is "xilinx.com:signal:clock:1.0 mon_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of mon_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of mon_clk : signal is "XIL_INTERFACENAME mon_clk, ASSOCIATED_RESET mon_resetn, ASSOCIATED_BUSIF MON_AP_CTRL:MON_S_AXI:MON_M_AXI:S_AXI, FREQ_HZ 127999999, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of mon_resetn : signal is "xilinx.com:signal:reset:1.0 mon_resetn RST";
  attribute X_INTERFACE_MODE of mon_resetn : signal is "slave";
  attribute X_INTERFACE_PARAMETER of mon_resetn : signal is "XIL_INTERFACENAME mon_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of trace_clk : signal is "xilinx.com:signal:clock:1.0 trace_clk CLK";
  attribute X_INTERFACE_MODE of trace_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER of trace_clk : signal is "XIL_INTERFACENAME trace_clk, ASSOCIATED_RESET trace_rst, ASSOCIATED_BUSIF TRACE_OUT_0:TRACE_OUT_1, FREQ_HZ 127999999, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of trace_rst : signal is "xilinx.com:signal:reset:1.0 trace_rst RST";
  attribute X_INTERFACE_MODE of trace_rst : signal is "slave";
  attribute X_INTERFACE_PARAMETER of trace_rst : signal is "XIL_INTERFACENAME trace_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rtrace_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_0 counter_overflow";
  attribute X_INTERFACE_MODE of rtrace_counter_overflow : signal is "master";
  attribute X_INTERFACE_INFO of rtrace_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_0 counter";
  attribute X_INTERFACE_INFO of rtrace_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_0 event";
  attribute X_INTERFACE_INFO of rtrace_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_0 data";
  attribute X_INTERFACE_INFO of rtrace_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_0 valid";
  attribute X_INTERFACE_INFO of rtrace_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_0 read";
  attribute X_INTERFACE_INFO of wtrace_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_1 counter_overflow";
  attribute X_INTERFACE_MODE of wtrace_counter_overflow : signal is "master";
  attribute X_INTERFACE_INFO of wtrace_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_1 counter";
  attribute X_INTERFACE_INFO of wtrace_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_1 event";
  attribute X_INTERFACE_INFO of wtrace_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_1 data";
  attribute X_INTERFACE_INFO of wtrace_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_1 valid";
  attribute X_INTERFACE_INFO of wtrace_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_1 read";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_MODE of s_axi_awaddr : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 127999999, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_awaddr_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI AWADDR";
  attribute X_INTERFACE_MODE of s_axi_awaddr_mon : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr_mon : signal is "XIL_INTERFACENAME MON_S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 127999999, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_awprot_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_awvalid_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_awready_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_wdata_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_wvalid_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_wready_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_bresp_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_bvalid_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_bready_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_araddr_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_arvalid_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_arready_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_rdata_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_rvalid_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_rready_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI RREADY";
  attribute X_INTERFACE_INFO of m_axi_AWVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWVALID";
  attribute X_INTERFACE_MODE of m_axi_AWVALID : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of m_axi_AWVALID : signal is "XIL_INTERFACENAME MON_M_AXI, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 127999999, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_AWREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_AWADDR : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_AWID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWID";
  attribute X_INTERFACE_INFO of m_axi_AWLEN : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_AWBURST : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_AWPROT : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_AWQOS : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWQOS";
  attribute X_INTERFACE_INFO of m_axi_AWREGION : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWREGION";
  attribute X_INTERFACE_INFO of m_axi_AWUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWUSER";
  attribute X_INTERFACE_INFO of m_axi_WVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_WREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_WDATA : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_WSTRB : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WSTRB";
  attribute X_INTERFACE_INFO of m_axi_WLAST : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_WID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WID";
  attribute X_INTERFACE_INFO of m_axi_WUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WUSER";
  attribute X_INTERFACE_INFO of m_axi_ARVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_ARREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_ARADDR : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_ARID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARID";
  attribute X_INTERFACE_INFO of m_axi_ARLEN : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_ARBURST : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_ARPROT : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_ARQOS : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARQOS";
  attribute X_INTERFACE_INFO of m_axi_ARREGION : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARREGION";
  attribute X_INTERFACE_INFO of m_axi_ARUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARUSER";
  attribute X_INTERFACE_INFO of m_axi_RVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_RREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RREADY";
  attribute X_INTERFACE_INFO of m_axi_RDATA : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_RLAST : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_RID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RID";
  attribute X_INTERFACE_INFO of m_axi_RUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RUSER";
  attribute X_INTERFACE_INFO of m_axi_RRESP : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_BVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_BREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_BRESP : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_BID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BID";
  attribute X_INTERFACE_INFO of m_axi_BUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BUSER";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of stub : architecture is "axi_interface_monitor,Vivado 2024.2.1";
begin
end;
