{
    "line_num": [
        [
            212,
            256
        ],
        [
            160,
            210
        ]
    ],
    "blocks": [
        "  mig_7series_v4_1_rank_common #\n    (\n     \n     .DRAM_TYPE                         (DRAM_TYPE),\n     .MAINT_PRESCALER_DIV               (MAINT_PRESCALER_DIV),\n     .nBANK_MACHS                       (nBANK_MACHS),\n     .nCKESR                            (nCKESR),\n     .nCK_PER_CLK                       (nCK_PER_CLK),\n     .PERIODIC_RD_TIMER_DIV             (PERIODIC_RD_TIMER_DIV),\n     .RANK_WIDTH                        (RANK_WIDTH),\n     .RANKS                             (RANKS),\n     .REFRESH_TIMER_DIV                 (REFRESH_TIMER_DIV),\n     .ZQ_TIMER_DIV                      (ZQ_TIMER_DIV))\n    rank_common0\n    (.clear_periodic_rd_request         (clear_periodic_rd_request[RANKS-1:0]),\n     \n     \n     .maint_prescaler_tick_r            (maint_prescaler_tick_r),\n     .refresh_tick                      (refresh_tick),\n     .maint_zq_r                        (maint_zq_r),\n     .maint_sre_r                       (maint_sre_r),\n     .maint_srx_r                       (maint_srx_r),\n     .maint_req_r                       (maint_req_r),\n     .maint_rank_r                      (maint_rank_r[RANK_WIDTH-1:0]),\n     .maint_ref_zq_wip                  (maint_ref_zq_wip),\n     .periodic_rd_r                     (periodic_rd_r),\n     .periodic_rd_rank_r                (periodic_rd_rank_r[RANK_WIDTH-1:0]),\n     \n     .clk                               (clk),\n     .rst                               (rst),\n     .init_calib_complete               (init_calib_complete),\n     .app_ref_req                       (app_ref_req),\n     .app_ref_ack                       (app_ref_ack),\n     .app_zq_req                        (app_zq_req),\n     .app_zq_ack                        (app_zq_ack),\n     .app_sr_req                        (app_sr_req),\n     .app_sr_active                     (app_sr_active),\n     .insert_maint_r1                   (insert_maint_r1),\n     .refresh_request                   (refresh_request[RANKS-1:0]),\n     .maint_wip_r                       (maint_wip_r),\n     .slot_0_present                    (slot_0_present[7:0]),\n     .slot_1_present                    (slot_1_present[7:0]),\n     .periodic_rd_request               (periodic_rd_request[RANKS-1:0]),\n     .periodic_rd_ack_r                 (periodic_rd_ack_r));\n",
        "  generate\n    for (ID=0; ID<RANKS; ID=ID+1) begin:rank_cntrl\n      mig_7series_v4_1_rank_cntrl #\n        (\n         \n         .BURST_MODE                    (BURST_MODE),\n         .ID                            (ID),\n         .nBANK_MACHS                   (nBANK_MACHS),\n         .nCK_PER_CLK                   (nCK_PER_CLK),\n         .CL                            (CL),\n         .CWL                           (CWL),\n         .DQRD2DQWR_DLY                 (DQRD2DQWR_DLY),\n         .nFAW                          (nFAW),\n         .nREFRESH_BANK                 (nREFRESH_BANK),\n         .nRRD                          (nRRD),\n         .nWTR                          (nWTR),\n         .PERIODIC_RD_TIMER_DIV         (PERIODIC_RD_TIMER_DIV),\n         .RANK_BM_BV_WIDTH              (RANK_BM_BV_WIDTH),\n         .RANK_WIDTH                    (RANK_WIDTH),\n         .RANKS                         (RANKS),\n         .REFRESH_TIMER_DIV             (REFRESH_TIMER_DIV))\n        rank_cntrl0 \n          (.clear_periodic_rd_request   (clear_periodic_rd_request[ID]),\n           .inhbt_act_faw_r             (inhbt_act_faw_r[ID]),\n           .inhbt_rd                    (inhbt_rd[ID]),\n           .inhbt_wr                    (inhbt_wr[ID]),\n           .periodic_rd_request         (periodic_rd_request[ID]),\n           .refresh_request             (refresh_request[ID]),\n           \n           \n           .clk                         (clk),\n           .rst                         (rst),\n           .col_rd_wr                   (col_rd_wr),\n           .sending_row                 (sending_row[nBANK_MACHS-1:0]),\n           .act_this_rank_r             (act_this_rank_r[RANK_BM_BV_WIDTH-1:0]),\n           .sending_col                 (sending_col[nBANK_MACHS-1:0]),\n           .wr_this_rank_r              (wr_this_rank_r[RANK_BM_BV_WIDTH-1:0]),\n           .app_ref_req                 (app_ref_req),\n           .init_calib_complete         (init_calib_complete),\n           .rank_busy_r                 (rank_busy_r[(RANKS*nBANK_MACHS)-1:0]),\n           .refresh_tick                (refresh_tick),\n           .insert_maint_r1             (insert_maint_r1),\n           .maint_zq_r                  (maint_zq_r),\n           .maint_sre_r                 (maint_sre_r),\n           .maint_srx_r                 (maint_srx_r),\n           .maint_rank_r                (maint_rank_r[RANK_WIDTH-1:0]),\n           .app_periodic_rd_req         (app_periodic_rd_req),\n           .maint_prescaler_tick_r      (maint_prescaler_tick_r),\n           .rd_this_rank_r              (rd_this_rank_r[RANK_BM_BV_WIDTH-1:0]));\n    end\n  endgenerate"
    ]
}