
Lab_1_Task_2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         000003fc  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80002600  80002600  00002a00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000110  80002800  80002800  00002c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .bss          000000f0  00000008  00000008  00000000  2**2
                  ALLOC
  7 .heap         0000ef08  000000f8  000000f8  00000000  2**0
                  ALLOC
  8 .comment      00000030  00000000  00000000  00002d10  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000370  00000000  00000000  00002d40  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubnames 000007bc  00000000  00000000  000030b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00003d4e  00000000  00000000  0000386c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00000988  00000000  00000000  000075ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002c1b  00000000  00000000  00007f42  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000064c  00000000  00000000  0000ab60  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000010f1  00000000  00000000  0000b1ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    000009d2  00000000  00000000  0000c29d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macinfo 004a2a91  00000000  00000000  0000cc6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 19 .debug_ranges 00000330  00000000  00000000  004af700  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf dc a0 	sub	pc,pc,-9056

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf fc a4 	sub	pc,pc,-860

Disassembly of section .text:

80002008 <pm_set_osc0_mode>:
80002008:	78 a8       	ld.w	r8,r12[0x28]
8000200a:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
8000200e:	99 a8       	st.w	r12[0x28],r8
}
80002010:	5e fc       	retal	r12
80002012:	d7 03       	nop

80002014 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80002014:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80002016:	ec 5b bb 9f 	cp.w	r11,899999
8000201a:	e0 8b 00 04 	brhi	80002022 <pm_enable_osc0_crystal+0xe>
8000201e:	30 4b       	mov	r11,4
80002020:	c1 38       	rjmp	80002046 <pm_enable_osc0_crystal+0x32>
80002022:	e0 68 c6 bf 	mov	r8,50879
80002026:	ea 18 00 2d 	orh	r8,0x2d
8000202a:	10 3b       	cp.w	r11,r8
8000202c:	e0 8b 00 04 	brhi	80002034 <pm_enable_osc0_crystal+0x20>
80002030:	30 5b       	mov	r11,5
80002032:	c0 a8       	rjmp	80002046 <pm_enable_osc0_crystal+0x32>
80002034:	e0 68 12 00 	mov	r8,4608
80002038:	ea 18 00 7a 	orh	r8,0x7a
8000203c:	10 3b       	cp.w	r11,r8
8000203e:	f9 bb 03 06 	movlo	r11,6
80002042:	f9 bb 02 07 	movhs	r11,7
80002046:	f0 1f 00 02 	mcall	8000204c <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
8000204a:	d8 02       	popm	pc
8000204c:	80 00       	ld.sh	r0,r0[0x0]
8000204e:	20 08       	sub	r8,0

80002050 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002050:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80002052:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002056:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80002058:	78 08       	ld.w	r8,r12[0x0]
8000205a:	a3 a8       	sbr	r8,0x2
8000205c:	99 08       	st.w	r12[0x0],r8
}
8000205e:	5e fc       	retal	r12

80002060 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80002060:	79 58       	ld.w	r8,r12[0x54]
80002062:	e2 18 00 80 	andl	r8,0x80,COH
80002066:	cf d0       	breq	80002060 <pm_wait_for_clk0_ready>
}
80002068:	5e fc       	retal	r12
8000206a:	d7 03       	nop

8000206c <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
8000206c:	eb cd 40 80 	pushm	r7,lr
80002070:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80002072:	f0 1f 00 04 	mcall	80002080 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80002076:	0e 9c       	mov	r12,r7
80002078:	f0 1f 00 03 	mcall	80002084 <pm_enable_clk0+0x18>
}
8000207c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002080:	80 00       	ld.sh	r0,r0[0x0]
80002082:	20 50       	sub	r0,5
80002084:	80 00       	ld.sh	r0,r0[0x0]
80002086:	20 60       	sub	r0,6

80002088 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80002088:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
8000208a:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
8000208e:	99 08       	st.w	r12[0x0],r8
}
80002090:	5e fc       	retal	r12
80002092:	d7 03       	nop

80002094 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80002094:	eb cd 40 c0 	pushm	r6-r7,lr
80002098:	18 97       	mov	r7,r12
8000209a:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
8000209c:	f0 1f 00 06 	mcall	800020b4 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
800020a0:	0c 9b       	mov	r11,r6
800020a2:	0e 9c       	mov	r12,r7
800020a4:	f0 1f 00 05 	mcall	800020b8 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
800020a8:	30 1b       	mov	r11,1
800020aa:	0e 9c       	mov	r12,r7
800020ac:	f0 1f 00 04 	mcall	800020bc <pm_switch_to_osc0+0x28>
}
800020b0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800020b4:	80 00       	ld.sh	r0,r0[0x0]
800020b6:	20 14       	sub	r4,1
800020b8:	80 00       	ld.sh	r0,r0[0x0]
800020ba:	20 6c       	sub	r12,6
800020bc:	80 00       	ld.sh	r0,r0[0x0]
800020be:	20 88       	sub	r8,8

800020c0 <board_init>:
#if defined (CONF_BOARD_AT45DBX)
#  define AT45DBX_MEM_CNT  1
#endif

void board_init(void)
{
800020c0:	d4 01       	pushm	lr
	gpio_configure_pin(LED0_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800020c2:	30 3b       	mov	r11,3
800020c4:	33 bc       	mov	r12,59
800020c6:	f0 1f 00 2c 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(LED1_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800020ca:	30 3b       	mov	r11,3
800020cc:	33 cc       	mov	r12,60
800020ce:	f0 1f 00 2a 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(LED2_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800020d2:	30 3b       	mov	r11,3
800020d4:	33 dc       	mov	r12,61
800020d6:	f0 1f 00 28 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(LED3_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800020da:	30 3b       	mov	r11,3
800020dc:	33 ec       	mov	r12,62
800020de:	f0 1f 00 26 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(LED4_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800020e2:	30 3b       	mov	r11,3
800020e4:	33 3c       	mov	r12,51
800020e6:	f0 1f 00 24 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(LED5_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800020ea:	30 3b       	mov	r11,3
800020ec:	33 4c       	mov	r12,52
800020ee:	f0 1f 00 22 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(LED6_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800020f2:	30 3b       	mov	r11,3
800020f4:	33 5c       	mov	r12,53
800020f6:	f0 1f 00 20 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(LED7_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800020fa:	30 3b       	mov	r11,3
800020fc:	33 6c       	mov	r12,54
800020fe:	f0 1f 00 1e 	mcall	80002174 <board_init+0xb4>

	gpio_configure_pin(GPIO_PUSH_BUTTON_0,GPIO_DIR_INPUT);
80002102:	30 0b       	mov	r11,0
80002104:	35 8c       	mov	r12,88
80002106:	f0 1f 00 1c 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(GPIO_PUSH_BUTTON_1,GPIO_DIR_INPUT);
8000210a:	30 0b       	mov	r11,0
8000210c:	35 5c       	mov	r12,85
8000210e:	f0 1f 00 1a 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(GPIO_PUSH_BUTTON_2,GPIO_DIR_INPUT);
80002112:	30 0b       	mov	r11,0
80002114:	35 2c       	mov	r12,82
80002116:	f0 1f 00 18 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(GPIO_JOYSTICK_PUSH,GPIO_DIR_INPUT);
8000211a:	30 0b       	mov	r11,0
8000211c:	31 4c       	mov	r12,20
8000211e:	f0 1f 00 16 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(GPIO_JOYSTICK_LEFT,GPIO_DIR_INPUT);
80002122:	30 0b       	mov	r11,0
80002124:	31 9c       	mov	r12,25
80002126:	f0 1f 00 14 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(GPIO_JOYSTICK_UP,GPIO_DIR_INPUT);
8000212a:	30 0b       	mov	r11,0
8000212c:	31 ac       	mov	r12,26
8000212e:	f0 1f 00 12 	mcall	80002174 <board_init+0xb4>
	gpio_configure_pin(GPIO_JOYSTICK_DOWN,GPIO_DIR_INPUT);
80002132:	30 0b       	mov	r11,0
80002134:	31 bc       	mov	r12,27
80002136:	f0 1f 00 10 	mcall	80002174 <board_init+0xb4>
		MREPEAT(AT45DBX_MEM_CNT, AT45DBX_ENABLE_NPCS_PIN, ~)
#  undef AT45DBX_ENABLE_NPCS_PIN
	};

	// Assign I/Os to SPI.
	gpio_enable_module(AT45DBX_SPI_GPIO_MAP,
8000213a:	30 4b       	mov	r11,4
8000213c:	48 fc       	lddpc	r12,80002178 <board_init+0xb8>
8000213e:	f0 1f 00 10 	mcall	8000217c <board_init+0xbc>
		{SD_MMC_SPI_MOSI_PIN, SD_MMC_SPI_MOSI_FUNCTION},
		{SD_MMC_SPI_NPCS_PIN, SD_MMC_SPI_NPCS_FUNCTION},
	};

	// Assign I/Os to SPI.
	gpio_enable_module(SD_MMC_SPI_GPIO_MAP,
80002142:	30 4b       	mov	r11,4
80002144:	48 fc       	lddpc	r12,80002180 <board_init+0xc0>
80002146:	f0 1f 00 0e 	mcall	8000217c <board_init+0xbc>

	// Configure SD/MMC card detect and write protect pins
#  define SD_MMC_CONFIGURE_CD_WP_PIN(slot, unused) \
	gpio_configure_pin(SD_MMC_##slot##_CD_GPIO,GPIO_DIR_INPUT); \
	gpio_configure_pin(SD_MMC_##slot##_WP_GPIO,GPIO_DIR_INPUT);
	MREPEAT(SD_MMC_SPI_MEM_CNT, SD_MMC_CONFIGURE_CD_WP_PIN, ~)
8000214a:	30 0b       	mov	r11,0
8000214c:	30 2c       	mov	r12,2
8000214e:	f0 1f 00 0a 	mcall	80002174 <board_init+0xb4>
80002152:	30 0b       	mov	r11,0
80002154:	30 7c       	mov	r12,7
80002156:	f0 1f 00 08 	mcall	80002174 <board_init+0xb4>
		{AVR32_TWI_SDA_0_0_PIN, AVR32_TWI_SDA_0_0_FUNCTION},
		{AVR32_TWI_SCL_0_0_PIN, AVR32_TWI_SCL_0_0_FUNCTION},
	};

	// TWI gpio pins configuration
	gpio_enable_module(TWI_GPIO_MAP,
8000215a:	30 2b       	mov	r11,2
8000215c:	48 ac       	lddpc	r12,80002184 <board_init+0xc4>
8000215e:	f0 1f 00 08 	mcall	8000217c <board_init+0xbc>
	// USART GPIO pin configuration.
	static const gpio_map_t COMPORT_GPIO_MAP = {
		{USART_RXD_PIN, USART_RXD_FUNCTION },
		{USART_TXD_PIN, USART_TXD_FUNCTION },
	};
	gpio_enable_module(COMPORT_GPIO_MAP,
80002162:	30 2b       	mov	r11,2
80002164:	48 9c       	lddpc	r12,80002188 <board_init+0xc8>
80002166:	f0 1f 00 06 	mcall	8000217c <board_init+0xbc>
	// USART GPIO pin configuration.
	static const gpio_map_t COMPORT0_GPIO_MAP = {
		{USART0_RXD_PIN, USART0_RXD_FUNCTION },
		{USART0_TXD_PIN, USART0_TXD_FUNCTION },
	};
	gpio_enable_module(COMPORT0_GPIO_MAP,
8000216a:	30 2b       	mov	r11,2
8000216c:	48 8c       	lddpc	r12,8000218c <board_init+0xcc>
8000216e:	f0 1f 00 04 	mcall	8000217c <board_init+0xbc>
			sizeof(COMPORT0_GPIO_MAP) / sizeof(COMPORT0_GPIO_MAP[0]));
#endif
}
80002172:	d8 02       	popm	pc
80002174:	80 00       	ld.sh	r0,r0[0x0]
80002176:	22 2c       	sub	r12,34
80002178:	80 00       	ld.sh	r0,r0[0x0]
8000217a:	28 50       	sub	r0,-123
8000217c:	80 00       	ld.sh	r0,r0[0x0]
8000217e:	21 e4       	sub	r4,30
80002180:	80 00       	ld.sh	r0,r0[0x0]
80002182:	28 00       	sub	r0,-128
80002184:	80 00       	ld.sh	r0,r0[0x0]
80002186:	28 40       	sub	r0,-124
80002188:	80 00       	ld.sh	r0,r0[0x0]
8000218a:	28 30       	sub	r0,-125
8000218c:	80 00       	ld.sh	r0,r0[0x0]
8000218e:	28 20       	sub	r0,-126

80002190 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002190:	f8 08 16 05 	lsr	r8,r12,0x5
80002194:	a9 68       	lsl	r8,0x8
80002196:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
8000219a:	58 1b       	cp.w	r11,1
8000219c:	c0 d0       	breq	800021b6 <gpio_enable_module_pin+0x26>
8000219e:	c0 63       	brcs	800021aa <gpio_enable_module_pin+0x1a>
800021a0:	58 2b       	cp.w	r11,2
800021a2:	c1 00       	breq	800021c2 <gpio_enable_module_pin+0x32>
800021a4:	58 3b       	cp.w	r11,3
800021a6:	c1 40       	breq	800021ce <gpio_enable_module_pin+0x3e>
800021a8:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800021aa:	30 19       	mov	r9,1
800021ac:	f2 0c 09 49 	lsl	r9,r9,r12
800021b0:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800021b2:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800021b4:	c1 28       	rjmp	800021d8 <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800021b6:	30 19       	mov	r9,1
800021b8:	f2 0c 09 49 	lsl	r9,r9,r12
800021bc:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800021be:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800021c0:	c0 c8       	rjmp	800021d8 <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800021c2:	30 19       	mov	r9,1
800021c4:	f2 0c 09 49 	lsl	r9,r9,r12
800021c8:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800021ca:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800021cc:	c0 68       	rjmp	800021d8 <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800021ce:	30 19       	mov	r9,1
800021d0:	f2 0c 09 49 	lsl	r9,r9,r12
800021d4:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800021d6:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800021d8:	30 19       	mov	r9,1
800021da:	f2 0c 09 4c 	lsl	r12,r9,r12
800021de:	91 2c       	st.w	r8[0x8],r12
800021e0:	5e fd       	retal	0
800021e2:	d7 03       	nop

800021e4 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800021e4:	d4 21       	pushm	r4-r7,lr
800021e6:	18 97       	mov	r7,r12
800021e8:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800021ea:	58 0b       	cp.w	r11,0
800021ec:	c0 31       	brne	800021f2 <gpio_enable_module+0xe>
800021ee:	30 05       	mov	r5,0
800021f0:	c0 d8       	rjmp	8000220a <gpio_enable_module+0x26>
800021f2:	30 06       	mov	r6,0
800021f4:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800021f6:	6e 1b       	ld.w	r11,r7[0x4]
800021f8:	6e 0c       	ld.w	r12,r7[0x0]
800021fa:	f0 1f 00 06 	mcall	80002210 <gpio_enable_module+0x2c>
800021fe:	18 45       	or	r5,r12
		gpiomap++;
80002200:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002202:	2f f6       	sub	r6,-1
80002204:	0c 34       	cp.w	r4,r6
80002206:	fe 9b ff f8 	brhi	800021f6 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000220a:	0a 9c       	mov	r12,r5
8000220c:	d8 22       	popm	r4-r7,pc
8000220e:	00 00       	add	r0,r0
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	21 90       	sub	r0,25

80002214 <gpio_enable_gpio_pin>:
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002214:	f8 08 16 05 	lsr	r8,r12,0x5
80002218:	a9 68       	lsl	r8,0x8
8000221a:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
8000221e:	30 19       	mov	r9,1
80002220:	f2 0c 09 4c 	lsl	r12,r9,r12
80002224:	f1 4c 00 48 	st.w	r8[72],r12
	gpio_port->gpers = 1 << (pin & 0x1F);
80002228:	91 1c       	st.w	r8[0x4],r12
}
8000222a:	5e fc       	retal	r12

8000222c <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000222c:	f8 08 16 05 	lsr	r8,r12,0x5
80002230:	a9 68       	lsl	r8,0x8
80002232:	e0 28 f0 00 	sub	r8,61440
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
80002236:	16 99       	mov	r9,r11
80002238:	e2 19 00 04 	andl	r9,0x4,COH
8000223c:	c0 70       	breq	8000224a <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
8000223e:	30 19       	mov	r9,1
80002240:	f2 0c 09 49 	lsl	r9,r9,r12
80002244:	f1 49 00 74 	st.w	r8[116],r9
80002248:	c0 68       	rjmp	80002254 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
8000224a:	30 19       	mov	r9,1
8000224c:	f2 0c 09 49 	lsl	r9,r9,r12
80002250:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
80002254:	16 99       	mov	r9,r11
80002256:	e2 19 00 80 	andl	r9,0x80,COH
8000225a:	c2 40       	breq	800022a2 <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
8000225c:	16 99       	mov	r9,r11
8000225e:	e2 19 01 80 	andl	r9,0x180,COH
80002262:	c0 90       	breq	80002274 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002264:	30 19       	mov	r9,1
80002266:	f2 0c 09 49 	lsl	r9,r9,r12
8000226a:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
8000226e:	f1 49 00 b8 	st.w	r8[184],r9
80002272:	c1 88       	rjmp	800022a2 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
80002274:	16 99       	mov	r9,r11
80002276:	e2 19 02 80 	andl	r9,0x280,COH
8000227a:	c0 90       	breq	8000228c <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
8000227c:	30 19       	mov	r9,1
8000227e:	f2 0c 09 49 	lsl	r9,r9,r12
80002282:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002286:	f1 49 00 b8 	st.w	r8[184],r9
8000228a:	c0 c8       	rjmp	800022a2 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
8000228c:	16 99       	mov	r9,r11
8000228e:	e2 19 03 80 	andl	r9,0x380,COH
80002292:	c0 80       	breq	800022a2 <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002294:	30 19       	mov	r9,1
80002296:	f2 0c 09 49 	lsl	r9,r9,r12
8000229a:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
8000229e:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
800022a2:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
800022a6:	c1 50       	breq	800022d0 <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
800022a8:	e2 1b 00 02 	andl	r11,0x2,COH
800022ac:	c0 70       	breq	800022ba <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
800022ae:	30 19       	mov	r9,1
800022b0:	f2 0c 09 49 	lsl	r9,r9,r12
800022b4:	f1 49 00 54 	st.w	r8[84],r9
800022b8:	c0 68       	rjmp	800022c4 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
800022ba:	30 19       	mov	r9,1
800022bc:	f2 0c 09 49 	lsl	r9,r9,r12
800022c0:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
800022c4:	30 19       	mov	r9,1
800022c6:	f2 0c 09 49 	lsl	r9,r9,r12
800022ca:	f1 49 00 44 	st.w	r8[68],r9
800022ce:	c0 68       	rjmp	800022da <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
800022d0:	30 19       	mov	r9,1
800022d2:	f2 0c 09 49 	lsl	r9,r9,r12
800022d6:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
800022da:	30 19       	mov	r9,1
800022dc:	f2 0c 09 4c 	lsl	r12,r9,r12
800022e0:	91 1c       	st.w	r8[0x4],r12
}
800022e2:	5e fc       	retal	r12

800022e4 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800022e4:	f8 08 16 05 	lsr	r8,r12,0x5
800022e8:	a9 68       	lsl	r8,0x8
800022ea:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
800022ee:	71 88       	ld.w	r8,r8[0x60]
800022f0:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
800022f4:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800022f8:	5e fc       	retal	r12

800022fa <gpio_set_pin_high>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800022fa:	f8 08 16 05 	lsr	r8,r12,0x5
800022fe:	a9 68       	lsl	r8,0x8
80002300:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002304:	30 19       	mov	r9,1
80002306:	f2 0c 09 4c 	lsl	r12,r9,r12
8000230a:	f1 4c 00 54 	st.w	r8[84],r12
}
8000230e:	5e fc       	retal	r12

80002310 <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002310:	f8 08 16 05 	lsr	r8,r12,0x5
80002314:	a9 68       	lsl	r8,0x8
80002316:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
8000231a:	30 19       	mov	r9,1
8000231c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002320:	f1 4c 00 58 	st.w	r8[88],r12
}
80002324:	5e fc       	retal	r12
80002326:	d7 03       	nop

80002328 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002328:	fe 78 08 00 	mov	r8,-63488
8000232c:	e0 69 00 83 	mov	r9,131
80002330:	f2 0c 01 0c 	sub	r12,r9,r12
80002334:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002338:	f2 ca ff c0 	sub	r10,r9,-64
8000233c:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002340:	58 08       	cp.w	r8,0
80002342:	c0 21       	brne	80002346 <_get_interrupt_handler+0x1e>
80002344:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002346:	f0 08 12 00 	clz	r8,r8
8000234a:	48 5a       	lddpc	r10,8000235c <_get_interrupt_handler+0x34>
8000234c:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002350:	f0 08 11 1f 	rsub	r8,r8,31
80002354:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002356:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000235a:	5e fc       	retal	r12
8000235c:	80 00       	ld.sh	r0,r0[0x0]
8000235e:	28 70       	sub	r0,-121

80002360 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002360:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002364:	fe c0 fd 64 	sub	r0,pc,-668

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002368:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
8000236c:	d5 53       	csrf	0x15
  cp      r0, r1
8000236e:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80002370:	30 81       	mov	r1,8
  lda.w   r2, _data_lma
80002372:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80002374:	c0 72       	brcc	80002382 <idata_load_loop_end>
  st.d    r0++, r4
80002376:	fe c2 fa 66 	sub	r2,pc,-1434

8000237a <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
8000237a:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
8000237c:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
8000237e:	02 30       	cp.w	r0,r1
  cp      r0, r1
80002380:	cf d3       	brcs	8000237a <idata_load_loop>

80002382 <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80002382:	30 80       	mov	r0,8
  mov     r2, 0
80002384:	e0 61 00 f8 	mov	r1,248
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002388:	02 30       	cp.w	r0,r1
  cp      r0, r1
8000238a:	c0 62       	brcc	80002396 <udata_clear_loop_end>
  brlo    udata_clear_loop
8000238c:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
8000238e:	30 03       	mov	r3,0

80002390 <udata_clear_loop>:
80002390:	a1 22       	st.d	r0++,r2
80002392:	02 30       	cp.w	r0,r1
80002394:	cf e3       	brcs	80002390 <udata_clear_loop>

80002396 <udata_clear_loop_end>:
80002396:	fe cf ff fa 	sub	pc,pc,-6
8000239a:	d7 03       	nop

8000239c <main>:
#include <asf.h>

#define F_CPU FOSC0

int main (void)
{
8000239c:	eb cd 40 c0 	pushm	r6-r7,lr
	pm_switch_to_osc0(&AVR32_PM, FOSC0, OSC0_STARTUP);		// Set Oscillator 0 (FOSC0 @ 12 MHz) as main CPU clock
800023a0:	30 3a       	mov	r10,3
800023a2:	e0 6b 1b 00 	mov	r11,6912
800023a6:	ea 1b 00 b7 	orh	r11,0xb7
800023aa:	fe 7c 0c 00 	mov	r12,-62464
800023ae:	f0 1f 00 0f 	mcall	800023e8 <main+0x4c>

	board_init();											// Initialize the EVK1100 and its pin configuration 
800023b2:	f0 1f 00 0f 	mcall	800023ec <main+0x50>
	
	gpio_enable_gpio_pin(GPIO_PUSH_BUTTON_0);				// Enable GPIO on pin PX16 (Push Button 0 on the EVK1100)
800023b6:	35 8c       	mov	r12,88
800023b8:	f0 1f 00 0e 	mcall	800023f0 <main+0x54>
	gpio_enable_gpio_pin(LED6_GPIO);						// Enable GPIO on pin PB21 (LED 6 on the EVK1100)
800023bc:	33 5c       	mov	r12,53
800023be:	f0 1f 00 0d 	mcall	800023f0 <main+0x54>
	gpio_configure_pin(LED6_GPIO, GPIO_DIR_OUTPUT);			// Set PB21 (LED 6 on the EVK1100) as output
800023c2:	30 1b       	mov	r11,1
800023c4:	33 5c       	mov	r12,53
800023c6:	f0 1f 00 0c 	mcall	800023f4 <main+0x58>
 * \return bool    \c true if the pin is in low logical level
 *                 \c false if the pin is not in low logical level
 */
__always_inline static bool gpio_pin_is_low(uint32_t pin)
{
	return (gpio_get_pin_value(pin) == 0);
800023ca:	35 86       	mov	r6,88

	while (1)												// Main while loop
	{
		if (gpio_pin_is_low(GPIO_PUSH_BUTTON_0))			// If Push Button 0 is pressed (active low) ...
		{
			gpio_set_pin_low(LED6_GPIO);					// ... activate LED 6
800023cc:	33 57       	mov	r7,53
800023ce:	0c 9c       	mov	r12,r6
800023d0:	f0 1f 00 0a 	mcall	800023f8 <main+0x5c>
	gpio_configure_pin(LED6_GPIO, GPIO_DIR_OUTPUT);			// Set PB21 (LED 6 on the EVK1100) as output
		

	while (1)												// Main while loop
	{
		if (gpio_pin_is_low(GPIO_PUSH_BUTTON_0))			// If Push Button 0 is pressed (active low) ...
800023d4:	c0 51       	brne	800023de <main+0x42>
		{
			gpio_set_pin_low(LED6_GPIO);					// ... activate LED 6
800023d6:	0e 9c       	mov	r12,r7
800023d8:	f0 1f 00 09 	mcall	800023fc <main+0x60>
800023dc:	cf 9b       	rjmp	800023ce <main+0x32>
		} 
		else												// Otherwise ...
		{
			gpio_set_pin_high(LED6_GPIO);					// ... deactivate LED 6
800023de:	0e 9c       	mov	r12,r7
800023e0:	f0 1f 00 08 	mcall	80002400 <main+0x64>
800023e4:	cf 5b       	rjmp	800023ce <main+0x32>
800023e6:	00 00       	add	r0,r0
800023e8:	80 00       	ld.sh	r0,r0[0x0]
800023ea:	20 94       	sub	r4,9
800023ec:	80 00       	ld.sh	r0,r0[0x0]
800023ee:	20 c0       	sub	r0,12
800023f0:	80 00       	ld.sh	r0,r0[0x0]
800023f2:	22 14       	sub	r4,33
800023f4:	80 00       	ld.sh	r0,r0[0x0]
800023f6:	22 2c       	sub	r12,34
800023f8:	80 00       	ld.sh	r0,r0[0x0]
800023fa:	22 e4       	sub	r4,46
800023fc:	80 00       	ld.sh	r0,r0[0x0]
800023fe:	23 10       	sub	r0,49
80002400:	80 00       	ld.sh	r0,r0[0x0]
80002402:	22 fa       	sub	r10,47

Disassembly of section .exception:

80002600 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80002600:	c0 08       	rjmp	80002600 <_evba>
	...

80002604 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80002604:	c0 08       	rjmp	80002604 <_handle_TLB_Multiple_Hit>
	...

80002608 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80002608:	c0 08       	rjmp	80002608 <_handle_Bus_Error_Data_Fetch>
	...

8000260c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000260c:	c0 08       	rjmp	8000260c <_handle_Bus_Error_Instruction_Fetch>
	...

80002610 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80002610:	c0 08       	rjmp	80002610 <_handle_NMI>
	...

80002614 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80002614:	c0 08       	rjmp	80002614 <_handle_Instruction_Address>
	...

80002618 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80002618:	c0 08       	rjmp	80002618 <_handle_ITLB_Protection>
	...

8000261c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000261c:	c0 08       	rjmp	8000261c <_handle_Breakpoint>
	...

80002620 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80002620:	c0 08       	rjmp	80002620 <_handle_Illegal_Opcode>
	...

80002624 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80002624:	c0 08       	rjmp	80002624 <_handle_Unimplemented_Instruction>
	...

80002628 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80002628:	c0 08       	rjmp	80002628 <_handle_Privilege_Violation>
	...

8000262c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000262c:	c0 08       	rjmp	8000262c <_handle_Floating_Point>
	...

80002630 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80002630:	c0 08       	rjmp	80002630 <_handle_Coprocessor_Absent>
	...

80002634 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80002634:	c0 08       	rjmp	80002634 <_handle_Data_Address_Read>
	...

80002638 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80002638:	c0 08       	rjmp	80002638 <_handle_Data_Address_Write>
	...

8000263c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000263c:	c0 08       	rjmp	8000263c <_handle_DTLB_Protection_Read>
	...

80002640 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80002640:	c0 08       	rjmp	80002640 <_handle_DTLB_Protection_Write>
	...

80002644 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80002644:	c0 08       	rjmp	80002644 <_handle_DTLB_Modified>
	...

80002650 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80002650:	c0 08       	rjmp	80002650 <_handle_ITLB_Miss>
	...

80002660 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80002660:	c0 08       	rjmp	80002660 <_handle_DTLB_Miss_Read>
	...

80002670 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80002670:	c0 08       	rjmp	80002670 <_handle_DTLB_Miss_Write>
	...

80002700 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80002700:	c0 08       	rjmp	80002700 <_handle_Supervisor_Call>
80002702:	d7 03       	nop

80002704 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80002704:	30 0c       	mov	r12,0
80002706:	c1 1e       	rcall	80002328 <_get_interrupt_handler>
80002708:	58 0c       	cp.w	r12,0
8000270a:	f8 0f 17 10 	movne	pc,r12
8000270e:	d6 03       	rete

80002710 <_int1>:
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80002710:	30 1c       	mov	r12,1
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80002712:	c0 be       	rcall	80002328 <_get_interrupt_handler>
80002714:	58 0c       	cp.w	r12,0
80002716:	f8 0f 17 10 	movne	pc,r12
8000271a:	d6 03       	rete

8000271c <_int2>:
8000271c:	30 2c       	mov	r12,2
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000271e:	c0 5e       	rcall	80002328 <_get_interrupt_handler>
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80002720:	58 0c       	cp.w	r12,0
80002722:	f8 0f 17 10 	movne	pc,r12
80002726:	d6 03       	rete

80002728 <_int3>:
80002728:	30 3c       	mov	r12,3
8000272a:	fe b0 fd ff 	rcall	80002328 <_get_interrupt_handler>
8000272e:	58 0c       	cp.w	r12,0
80002730:	f8 0f 17 10 	movne	pc,r12
80002734:	d6 03       	rete
80002736:	d7 03       	nop
80002738:	d7 03       	nop
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000273a:	d7 03       	nop
8000273c:	d7 03       	nop
8000273e:	d7 03       	nop
80002740:	d7 03       	nop
80002742:	d7 03       	nop
80002744:	d7 03       	nop
80002746:	d7 03       	nop
80002748:	d7 03       	nop
8000274a:	d7 03       	nop
8000274c:	d7 03       	nop
8000274e:	d7 03       	nop
80002750:	d7 03       	nop
80002752:	d7 03       	nop
80002754:	d7 03       	nop
80002756:	d7 03       	nop
80002758:	d7 03       	nop
8000275a:	d7 03       	nop
8000275c:	d7 03       	nop
8000275e:	d7 03       	nop
80002760:	d7 03       	nop
80002762:	d7 03       	nop
80002764:	d7 03       	nop
80002766:	d7 03       	nop
80002768:	d7 03       	nop
8000276a:	d7 03       	nop
8000276c:	d7 03       	nop
8000276e:	d7 03       	nop
80002770:	d7 03       	nop
80002772:	d7 03       	nop
80002774:	d7 03       	nop
80002776:	d7 03       	nop
80002778:	d7 03       	nop
8000277a:	d7 03       	nop
8000277c:	d7 03       	nop
8000277e:	d7 03       	nop
80002780:	d7 03       	nop
80002782:	d7 03       	nop
80002784:	d7 03       	nop
80002786:	d7 03       	nop
80002788:	d7 03       	nop
8000278a:	d7 03       	nop
8000278c:	d7 03       	nop
8000278e:	d7 03       	nop
80002790:	d7 03       	nop
80002792:	d7 03       	nop
80002794:	d7 03       	nop
80002796:	d7 03       	nop
80002798:	d7 03       	nop
8000279a:	d7 03       	nop
8000279c:	d7 03       	nop
8000279e:	d7 03       	nop
800027a0:	d7 03       	nop
800027a2:	d7 03       	nop
800027a4:	d7 03       	nop
800027a6:	d7 03       	nop
800027a8:	d7 03       	nop
800027aa:	d7 03       	nop
800027ac:	d7 03       	nop
800027ae:	d7 03       	nop
800027b0:	d7 03       	nop
800027b2:	d7 03       	nop
800027b4:	d7 03       	nop
800027b6:	d7 03       	nop
800027b8:	d7 03       	nop
800027ba:	d7 03       	nop
800027bc:	d7 03       	nop
800027be:	d7 03       	nop
800027c0:	d7 03       	nop
800027c2:	d7 03       	nop
800027c4:	d7 03       	nop
800027c6:	d7 03       	nop
800027c8:	d7 03       	nop
800027ca:	d7 03       	nop
800027cc:	d7 03       	nop
800027ce:	d7 03       	nop
800027d0:	d7 03       	nop
800027d2:	d7 03       	nop
800027d4:	d7 03       	nop
800027d6:	d7 03       	nop
800027d8:	d7 03       	nop
800027da:	d7 03       	nop
800027dc:	d7 03       	nop
800027de:	d7 03       	nop
800027e0:	d7 03       	nop
800027e2:	d7 03       	nop
800027e4:	d7 03       	nop
800027e6:	d7 03       	nop
800027e8:	d7 03       	nop
800027ea:	d7 03       	nop
800027ec:	d7 03       	nop
800027ee:	d7 03       	nop
800027f0:	d7 03       	nop
800027f2:	d7 03       	nop
800027f4:	d7 03       	nop
800027f6:	d7 03       	nop
800027f8:	d7 03       	nop
800027fa:	d7 03       	nop
800027fc:	d7 03       	nop
800027fe:	d7 03       	nop
