Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Sep 22 16:32:13 2021
| Host         : LAPTOP-JNH0A635 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           34 |
| No           | No                    | Yes                    |             184 |           87 |
| No           | Yes                   | No                     |              68 |           30 |
| Yes          | No                    | No                     |            1478 |          778 |
| Yes          | No                    | Yes                    |            1091 |          489 |
| Yes          | Yes                   | No                     |              61 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------------+----------------------------------+------------------+----------------+--------------+
|    Clock Signal   |               Enable Signal              |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_LED/data_count[3]_i_1__0_n_0 | rst_all                          |                1 |              4 |         4.00 |
|  CLK_GEN/CLK_OUT3 | BTN_SCAN/p_0_in                          |                                  |                1 |              5 |         5.00 |
|  CLK_GEN/CLK_OUT1 |                                          | vga/U12/v_count_reg[8]_0         |                3 |              5 |         1.67 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/next_data_count          | rst_all                          |                3 |              6 |         2.00 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_LED/buff_0                   | DISPLAY/P2S_LED/buff[16]_i_1_n_0 |                1 |              7 |         7.00 |
|  CLK_GEN/CLK_OUT1 | vga/U12/E[0]                             |                                  |                7 |              7 |         1.00 |
|  CLK_GEN/CLK_OUT3 |                                          | vga/U12/h_count[9]_i_1_n_0       |                6 |             10 |         1.67 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_LED/buff_0                   |                                  |                4 |             10 |         2.50 |
|  CLK_GEN/CLK_OUT3 | vga/U12/v_count                          |                                  |                5 |             10 |         2.00 |
|  CLK_GEN/CLK_OUT3 |                                          | vga/U12/rdn_reg_n_0              |                3 |             12 |         4.00 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/buff                     | DISPLAY/P2S_SEG/buff[64]_i_1_n_0 |                2 |             13 |         6.50 |
|  CLK_GEN/CLK_OUT1 |                                          | vga/U12/v_count_reg[8]_17        |                8 |             13 |         1.62 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/buff                     |                                  |                2 |             14 |         7.00 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/buff                     | DISPLAY/P2S_SEG/buff[63]_i_1_n_0 |                2 |             15 |         7.50 |
|  debug_clk        | core/reg_IF_ID/rst_all_reg               | core/reg_IF_ID/rst_all_reg_0     |                5 |             16 |         3.20 |
|  CLK_GEN/CLK_OUT4 |                                          |                                  |                7 |             17 |         2.43 |
|  CLK_GEN/CLK_OUT3 |                                          |                                  |               10 |             26 |         2.60 |
|  CLK_GEN/CLK_OUT3 |                                          | rst_all                          |               10 |             28 |         2.80 |
|  CLK_GEN/CLK_OUT1 |                                          |                                  |               17 |             32 |         1.88 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_6[0]     | rst_all                          |               17 |             32 |         1.88 |
| ~CLK_GEN/CLK_OUT1 | vga/U12/h_count_reg[3]_2[0]              |                                  |               15 |             32 |         2.13 |
| ~CLK_GEN/CLK_OUT1 | vga/U12/h_count_reg[3]_0[0]              |                                  |               19 |             32 |         1.68 |
| ~CLK_GEN/CLK_OUT1 | vga/U12/h_count_reg[3]_1[0]              |                                  |               21 |             32 |         1.52 |
| ~CLK_GEN/CLK_OUT1 | vga/U12/h_count_reg[3]_4[0]              |                                  |               19 |             32 |         1.68 |
| ~CLK_GEN/CLK_OUT1 | vga/U12/h_count_reg[3]_3[0]              |                                  |               16 |             32 |         2.00 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_0[0]     | rst_all                          |               17 |             32 |         1.88 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_2[0]     | rst_all                          |               16 |             32 |         2.00 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_7[0]     | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_19[0]    | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk        | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0   | rst_all                          |               11 |             32 |         2.91 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_23[0]    | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_13[0]    | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_21[0]    | rst_all                          |               18 |             32 |         1.78 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_5[0]     | rst_all                          |               11 |             32 |         2.91 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_20[0]    | rst_all                          |               16 |             32 |         2.00 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_9[0]     | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_24[0]    | rst_all                          |               16 |             32 |         2.00 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_27[0]    | rst_all                          |               16 |             32 |         2.00 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_16[0]    | rst_all                          |               17 |             32 |         1.88 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_28[0]    | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_10[0]    | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_18[0]    | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_3[0]     | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_11[0]    | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_15[0]    | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_26[0]    | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_22[0]    | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_14[0]    | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_30[0]    | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_1[0]     | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_8[0]     | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_12[0]    | rst_all                          |               16 |             32 |         2.00 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_17[0]    | rst_all                          |               17 |             32 |         1.88 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_29[0]    | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_4[0]     | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_25[0]    | rst_all                          |               13 |             32 |         2.46 |
|  CLK_GEN/CLK_OUT1 | vga/U12/should_latch_debug_data          |                                  |                6 |             48 |         8.00 |
|  debug_clk        | core/reg_IF_ID/PC_EN_IF                  | rst_all                          |               22 |             67 |         3.05 |
|  debug_clk        | core/reg_IF_ID/rst_all_reg               |                                  |               41 |             84 |         2.05 |
|  debug_clk        | core/reg_EXE_MEM/p_1_in                  |                                  |              101 |            171 |         1.69 |
|  debug_clk        |                                          | rst_all                          |               87 |            184 |         2.11 |
| ~debug_clk        | core/data_ram/data[126][7]_i_1_n_0       |                                  |              527 |           1024 |         1.94 |
+-------------------+------------------------------------------+----------------------------------+------------------+----------------+--------------+


