Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Jun 15 08:55:35 2018
| Host         : orithu-Lenovo-V480s running 64-bit Ubuntu 17.10
| Command      : report_control_sets -verbose -file c_control_sets_placed.rpt
| Design       : c
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    12 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+---------------+----------------------+------------------+----------------+
|  Clock Signal | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------+---------------+----------------------+------------------+----------------+
|  cp_IBUF_BUFG |               |                      |                1 |              1 |
|  dv1/clk      |               |                      |                2 |              3 |
|  cp_IBUF_BUFG |               | dv1/count[0]_i_1_n_0 |                8 |             32 |
+---------------+---------------+----------------------+------------------+----------------+


