#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016f522f1cf0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0000016f522ecc20 .param/l "num_cycles" 0 2 9, +C4<00000000000000000000000001000000>;
v0000016f5235f230_0 .var "Clk", 0 0;
v0000016f52360590_0 .var "Reset", 0 0;
v0000016f5235f370_0 .var/i "counter", 31 0;
v0000016f5235fd70_0 .var/i "i", 31 0;
v0000016f5235f410_0 .var/i "outfile", 31 0;
S_0000016f522e3100 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0000016f522f1cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /NODIR 0 "";
v0000016f5235eee0_0 .net "Add_PC_out", 31 0, L_0000016f5235f9b0;  1 drivers
v0000016f5235e300_0 .net "Branch_addr_out", 31 0, L_0000016f5235f4b0;  1 drivers
v0000016f5235e120_0 .net "EX_PReg_ALUOp_out", 1 0, v0000016f523492c0_0;  1 drivers
v0000016f5235db80_0 .net "EX_PReg_ALUSrc_out", 0 0, v0000016f52349b80_0;  1 drivers
v0000016f5235d9a0_0 .net "EX_PReg_Branch_out", 0 0, v0000016f5234a120_0;  1 drivers
v0000016f5235e940_0 .net "EX_PReg_MemRead_out", 0 0, v0000016f5234a760_0;  1 drivers
v0000016f5235e620_0 .net "EX_PReg_MemWrite_out", 0 0, v0000016f523495e0_0;  1 drivers
v0000016f5235d680_0 .net "EX_PReg_MemtoReg_out", 0 0, v0000016f52349ea0_0;  1 drivers
v0000016f5235e800_0 .net "EX_PReg_Rd_out", 4 0, v0000016f5234a4e0_0;  1 drivers
v0000016f5235d5e0_0 .net "EX_PReg_RegWrite_out", 0 0, v0000016f5234a940_0;  1 drivers
v0000016f5235e8a0_0 .net "EX_PReg_Rs1_out", 4 0, v0000016f52348e60_0;  1 drivers
v0000016f5235dd60_0 .net "EX_PReg_Rs2_out", 4 0, v0000016f52349cc0_0;  1 drivers
v0000016f5235e440_0 .net "EX_PReg_addr_out", 31 0, v0000016f52349720_0;  1 drivers
v0000016f5235ee40_0 .net "EX_PReg_data1_out", 31 0, v0000016f5234abc0_0;  1 drivers
v0000016f5235d220_0 .net "EX_PReg_data2_out", 31 0, v0000016f5234ab20_0;  1 drivers
v0000016f5235d2c0_0 .net "EX_PReg_funct_out", 9 0, v0000016f5234a800_0;  1 drivers
v0000016f5235ea80_0 .net "EX_PReg_immi_out", 31 0, v0000016f5234a620_0;  1 drivers
v0000016f5235d360_0 .net "Hazard_IF_ID_write_out", 0 0, v0000016f52347df0_0;  1 drivers
v0000016f5235e1c0_0 .net "Hazard_NoOp_out", 0 0, v0000016f52347c10_0;  1 drivers
v0000016f5235eb20_0 .net "Hazard_PC_write_out", 0 0, v0000016f52347cb0_0;  1 drivers
v0000016f5235de00_0 .net "IDEX_flush_out", 0 0, L_0000016f522e0f30;  1 drivers
v0000016f5235d400_0 .net "ID_PReg_PC_out", 31 0, v0000016f523497c0_0;  1 drivers
v0000016f5235d4a0_0 .net "ID_PReg_instr_out", 31 0, v0000016f5234a3a0_0;  1 drivers
v0000016f5235d720_0 .net "IFID_flush_out", 0 0, L_0000016f522e0bb0;  1 drivers
v0000016f5235d7c0_0 .net "MEM_PReg_ALU_result_out", 31 0, v0000016f5234bee0_0;  1 drivers
v0000016f5235d860_0 .net "MEM_PReg_MemRead_out", 0 0, v0000016f5234b300_0;  1 drivers
v0000016f5235dc20_0 .net "MEM_PReg_MemWrite_out", 0 0, v0000016f5234b3a0_0;  1 drivers
v0000016f5235d900_0 .net "MEM_PReg_MemtoReg_out", 0 0, v0000016f5234b940_0;  1 drivers
v0000016f5235dea0_0 .net "MEM_PReg_Rd_out", 4 0, v0000016f5234b6c0_0;  1 drivers
v0000016f5235da40_0 .net "MEM_PReg_RegWrite_out", 0 0, v0000016f5234c160_0;  1 drivers
v0000016f5235dae0_0 .net "MEM_PReg_data_2_out", 31 0, v0000016f5234c480_0;  1 drivers
v0000016f5235e260_0 .net "MUX_ALUSrc_data_out", 31 0, v0000016f5234c020_0;  1 drivers
v0000016f5235dcc0_0 .net "MUX_ForwardA_data_out", 31 0, v0000016f5234c0c0_0;  1 drivers
v0000016f5235df40_0 .net "MUX_ForwardB_data_out", 31 0, v0000016f5234b080_0;  1 drivers
v0000016f5235dfe0_0 .net "MUX_PCSrc1_out", 31 0, v0000016f5234bb20_0;  1 drivers
v0000016f523608b0_0 .net "MUX_PCSrc2_out", 31 0, v0000016f5234b120_0;  1 drivers
v0000016f5235f0f0_0 .net "MUX_WB_out", 31 0, v0000016f5234b580_0;  1 drivers
v0000016f52360bd0_0 .net "WB_PReg_MemtoReg_out", 0 0, v0000016f52350730_0;  1 drivers
v0000016f52360270_0 .net "WB_PReg_Rd_out", 4 0, v0000016f5234f0b0_0;  1 drivers
v0000016f5235f190_0 .net "WB_PReg_RegWrite_out", 0 0, v0000016f5234f470_0;  1 drivers
v0000016f5235f910_0 .net "WB_PReg_data_ALU_out", 31 0, v0000016f5234f510_0;  1 drivers
v0000016f52360b30_0 .net "WB_PReg_data_mem_out", 31 0, v0000016f52350e10_0;  1 drivers
v0000016f5235f870_0 .net *"_ivl_4", 30 0, L_0000016f5235f550;  1 drivers
L_0000016f52361060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016f52360310_0 .net *"_ivl_6", 0 0, L_0000016f52361060;  1 drivers
v0000016f52360770_0 .net "alu_control_out", 3 0, v0000016f51f8c840_0;  1 drivers
v0000016f52360630_0 .net "alu_res_out", 31 0, v0000016f51f8c160_0;  1 drivers
v0000016f52360450_0 .net "alu_zero_out", 0 0, v0000016f51f8c200_0;  1 drivers
v0000016f523603b0_0 .net "clk_i", 0 0, v0000016f5235f230_0;  1 drivers
v0000016f5235f050_0 .net "control_Branch_out", 0 0, v0000016f52347990_0;  1 drivers
v0000016f523606d0_0 .net "control_MemRead_out", 0 0, v0000016f52347e90_0;  1 drivers
v0000016f5235f690_0 .net "control_MemWrite_out", 0 0, v0000016f523481b0_0;  1 drivers
v0000016f52360810_0 .net "control_MemtoReg_out", 0 0, v0000016f52346ef0_0;  1 drivers
v0000016f52360090_0 .net "control_aluop_out", 1 0, v0000016f52348610_0;  1 drivers
v0000016f52360ef0_0 .net "control_alusrc_out", 0 0, v0000016f52347170_0;  1 drivers
v0000016f52360950_0 .net "control_regwrite_out", 0 0, v0000016f52348570_0;  1 drivers
v0000016f5235f5f0_0 .net "data_memory_out", 31 0, L_0000016f523ba5c0;  1 drivers
v0000016f52360d10_0 .net "forward_A_out", 1 0, v0000016f52347d50_0;  1 drivers
v0000016f52360130_0 .net "forward_B_out", 1 0, v0000016f523475d0_0;  1 drivers
v0000016f52360c70_0 .net "instruction_memory_out", 31 0, L_0000016f522e0c90;  1 drivers
v0000016f52360db0_0 .net "pc_out", 31 0, v0000016f5234bbc0_0;  1 drivers
v0000016f523604f0_0 .net "predict_out", 0 0, L_0000016f523ba3e0;  1 drivers
v0000016f52360a90_0 .net "reg_data_out_1", 31 0, L_0000016f5235fcd0;  1 drivers
v0000016f52360e50_0 .net "reg_data_out_2", 31 0, L_0000016f523ba340;  1 drivers
v0000016f5235f2d0_0 .net "reserved_addr_out", 31 0, L_0000016f523bad40;  1 drivers
v0000016f523601d0_0 .net "rst_i", 0 0, v0000016f52360590_0;  1 drivers
v0000016f523609f0_0 .net "sign_extend_out", 31 0, v0000016f52350d70_0;  1 drivers
L_0000016f5235f550 .part v0000016f52350d70_0, 0, 31;
L_0000016f5235f730 .concat [ 1 31 0 0], L_0000016f52361060, L_0000016f5235f550;
L_0000016f523ba700 .part v0000016f5234a3a0_0, 15, 5;
L_0000016f523b91c0 .part v0000016f5234a3a0_0, 20, 5;
L_0000016f523b9260 .part v0000016f5234a3a0_0, 0, 7;
L_0000016f523b9580 .part v0000016f5234a3a0_0, 15, 5;
L_0000016f523b9300 .part v0000016f5234a3a0_0, 20, 5;
L_0000016f523ba7a0 .part v0000016f5234a3a0_0, 12, 3;
L_0000016f523b9080 .part v0000016f5234a3a0_0, 0, 7;
L_0000016f523b93a0 .part v0000016f5234a3a0_0, 20, 12;
L_0000016f523b9800 .part v0000016f5234a3a0_0, 7, 5;
L_0000016f523ba2a0 .part v0000016f5234a3a0_0, 25, 7;
L_0000016f523b9940 .part v0000016f5234a3a0_0, 12, 3;
L_0000016f523b9f80 .part v0000016f5234a3a0_0, 15, 5;
L_0000016f523bab60 .part v0000016f5234a3a0_0, 20, 5;
L_0000016f523bae80 .part v0000016f5234a3a0_0, 7, 5;
L_0000016f523b9440 .part v0000016f5234a800_0, 0, 3;
L_0000016f523baf20 .part v0000016f5234a800_0, 3, 7;
S_0000016f522f2c70 .scope module, "ALU" "ALU" 3 295, 4 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_1";
    .port_info 1 /INPUT 32 "data_2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "data_o";
    .port_info 5 /NODIR 0 "";
P_0000016f522ecaa0 .param/l "Width" 0 4 1, +C4<00000000000000000000000000100000>;
v0000016f51f8b9e0_0 .net "alu_control", 3 0, v0000016f51f8c840_0;  alias, 1 drivers
v0000016f51f8b6c0_0 .net/s "data_1", 31 0, v0000016f5234c0c0_0;  alias, 1 drivers
v0000016f51f8c5c0_0 .net/s "data_2", 31 0, v0000016f5234c020_0;  alias, 1 drivers
v0000016f51f8c160_0 .var/s "data_o", 31 0;
v0000016f51f8c200_0 .var "zero", 0 0;
E_0000016f522ed020 .event anyedge, v0000016f51f8b9e0_0, v0000016f51f8b6c0_0, v0000016f51f8c5c0_0;
S_0000016f522f21a0 .scope module, "ALU_Control" "ALU_Control" 3 277, 5 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
v0000016f51f8c660_0 .net "ALUOp", 1 0, v0000016f523492c0_0;  alias, 1 drivers
v0000016f51f8c840_0 .var "alu_control", 3 0;
v0000016f51f8cac0_0 .net "funct3", 2 0, L_0000016f523b9440;  1 drivers
v0000016f51f8c8e0_0 .net "funct7", 6 0, L_0000016f523baf20;  1 drivers
E_0000016f522ed060 .event anyedge, v0000016f51f8c660_0, v0000016f51f8c8e0_0, v0000016f51f8cac0_0;
S_0000016f522f2330 .scope module, "Add_PC" "Adder" 3 109, 6 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_1";
    .port_info 1 /INPUT 32 "data_2";
    .port_info 2 /OUTPUT 32 "data_out";
v0000016f51f8c980_0 .net "data_1", 31 0, v0000016f5234bbc0_0;  alias, 1 drivers
L_0000016f52361018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000016f51f7e640_0 .net "data_2", 31 0, L_0000016f52361018;  1 drivers
v0000016f51f7ea00_0 .net "data_out", 31 0, L_0000016f5235f9b0;  alias, 1 drivers
L_0000016f5235f9b0 .arith/sum 32, v0000016f5234bbc0_0, L_0000016f52361018;
S_0000016f51f31b00 .scope module, "Adder_Branch_addr" "Adder" 3 115, 6 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_1";
    .port_info 1 /INPUT 32 "data_2";
    .port_info 2 /OUTPUT 32 "data_out";
v0000016f52346f90_0 .net "data_1", 31 0, L_0000016f5235f730;  1 drivers
v0000016f52348110_0 .net "data_2", 31 0, v0000016f523497c0_0;  alias, 1 drivers
v0000016f52347f30_0 .net "data_out", 31 0, L_0000016f5235f4b0;  alias, 1 drivers
L_0000016f5235f4b0 .arith/sum 32, L_0000016f5235f730, v0000016f523497c0_0;
S_0000016f51f31c90 .scope module, "Control" "Control" 3 166, 7 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "NoOp";
    .port_info 1 /INPUT 7 "instr_i";
    .port_info 2 /OUTPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "Branch";
v0000016f52348610_0 .var "ALUOp", 1 0;
v0000016f52347170_0 .var "ALUSrc", 0 0;
v0000016f52347990_0 .var "Branch", 0 0;
v0000016f52347e90_0 .var "MemRead", 0 0;
v0000016f523481b0_0 .var "MemWrite", 0 0;
v0000016f52346ef0_0 .var "MemtoReg", 0 0;
v0000016f523484d0_0 .net "NoOp", 0 0, v0000016f52347c10_0;  alias, 1 drivers
v0000016f52348570_0 .var "RegWrite", 0 0;
v0000016f52348250_0 .net "instr_i", 6 0, L_0000016f523b9260;  1 drivers
E_0000016f522ec8e0 .event anyedge, v0000016f52348250_0, v0000016f523484d0_0;
S_0000016f51f305f0 .scope module, "Data_Memory" "Data_Memory" 3 323, 8 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0000016f52348430_0 .net "MemRead_i", 0 0, v0000016f5234b300_0;  alias, 1 drivers
v0000016f52348c50_0 .net "MemWrite_i", 0 0, v0000016f5234b3a0_0;  alias, 1 drivers
v0000016f523486b0_0 .net *"_ivl_0", 31 0, L_0000016f523ba840;  1 drivers
v0000016f52348930_0 .net *"_ivl_2", 31 0, L_0000016f523b98a0;  1 drivers
v0000016f52348070_0 .net *"_ivl_4", 29 0, L_0000016f523ba520;  1 drivers
L_0000016f52361408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016f523489d0_0 .net *"_ivl_6", 1 0, L_0000016f52361408;  1 drivers
L_0000016f52361450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016f523470d0_0 .net/2s *"_ivl_8", 31 0, L_0000016f52361450;  1 drivers
v0000016f52347670_0 .net "addr_i", 31 0, v0000016f5234bee0_0;  alias, 1 drivers
v0000016f52348a70_0 .net "clk_i", 0 0, v0000016f5235f230_0;  alias, 1 drivers
v0000016f52347710_0 .net "data_i", 31 0, v0000016f5234c480_0;  alias, 1 drivers
v0000016f52347030_0 .net "data_o", 31 0, L_0000016f523ba5c0;  alias, 1 drivers
v0000016f52347490 .array/s "memory", 1023 0, 31 0;
E_0000016f522ece20 .event posedge, v0000016f52348a70_0;
L_0000016f523ba840 .array/port v0000016f52347490, L_0000016f523b98a0;
L_0000016f523ba520 .part v0000016f5234bee0_0, 2, 30;
L_0000016f523b98a0 .concat [ 30 2 0 0], L_0000016f523ba520, L_0000016f52361408;
L_0000016f523ba5c0 .functor MUXZ 32, L_0000016f52361450, L_0000016f523ba840, v0000016f5234b300_0, C4<>;
S_0000016f51f30780 .scope module, "Flush_Control" "Flush_Control" 3 189, 9 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IFID_branch";
    .port_info 1 /INPUT 1 "IDEX_branch";
    .port_info 2 /INPUT 1 "predict";
    .port_info 3 /INPUT 1 "result";
    .port_info 4 /OUTPUT 1 "IFID_flush";
    .port_info 5 /OUTPUT 1 "IDEX_flush";
L_0000016f522e0750 .functor AND 1, v0000016f52347990_0, L_0000016f523ba3e0, C4<1>, C4<1>;
L_0000016f522e0d70 .functor XOR 1, L_0000016f523ba3e0, v0000016f51f8c200_0, C4<0>, C4<0>;
L_0000016f522e0520 .functor AND 1, v0000016f5234a120_0, L_0000016f522e0d70, C4<1>, C4<1>;
L_0000016f522e0bb0 .functor OR 1, L_0000016f522e0750, L_0000016f522e0520, C4<0>, C4<0>;
L_0000016f522e07c0 .functor XOR 1, L_0000016f523ba3e0, v0000016f51f8c200_0, C4<0>, C4<0>;
L_0000016f522e0f30 .functor AND 1, v0000016f5234a120_0, L_0000016f522e07c0, C4<1>, C4<1>;
v0000016f523477b0_0 .net "IDEX_branch", 0 0, v0000016f5234a120_0;  alias, 1 drivers
v0000016f52348750_0 .net "IDEX_flush", 0 0, L_0000016f522e0f30;  alias, 1 drivers
v0000016f52346db0_0 .net "IFID_branch", 0 0, v0000016f52347990_0;  alias, 1 drivers
v0000016f523487f0_0 .net "IFID_flush", 0 0, L_0000016f522e0bb0;  alias, 1 drivers
v0000016f52347fd0_0 .net *"_ivl_1", 0 0, L_0000016f522e0750;  1 drivers
v0000016f52347530_0 .net *"_ivl_2", 0 0, L_0000016f522e0d70;  1 drivers
v0000016f52348b10_0 .net *"_ivl_5", 0 0, L_0000016f522e0520;  1 drivers
v0000016f52348bb0_0 .net *"_ivl_8", 0 0, L_0000016f522e07c0;  1 drivers
v0000016f52346e50_0 .net "predict", 0 0, L_0000016f523ba3e0;  alias, 1 drivers
v0000016f52347850_0 .net "result", 0 0, v0000016f51f8c200_0;  alias, 1 drivers
S_0000016f51f2b140 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 284, 10 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_Rs1";
    .port_info 1 /INPUT 5 "EX_Rs2";
    .port_info 2 /INPUT 5 "MEM_Rd";
    .port_info 3 /INPUT 5 "WB_Rd";
    .port_info 4 /INPUT 1 "MEM_RegWrite";
    .port_info 5 /INPUT 1 "WB_RegWrtie";
    .port_info 6 /OUTPUT 2 "forward_A";
    .port_info 7 /OUTPUT 2 "forward_B";
v0000016f523482f0_0 .net "EX_Rs1", 4 0, v0000016f52348e60_0;  alias, 1 drivers
v0000016f52347210_0 .net "EX_Rs2", 4 0, v0000016f52349cc0_0;  alias, 1 drivers
v0000016f523472b0_0 .net "MEM_Rd", 4 0, v0000016f5234b6c0_0;  alias, 1 drivers
v0000016f52347350_0 .net "MEM_RegWrite", 0 0, v0000016f5234c160_0;  alias, 1 drivers
v0000016f523473f0_0 .net "WB_Rd", 4 0, v0000016f5234f0b0_0;  alias, 1 drivers
v0000016f523478f0_0 .net "WB_RegWrtie", 0 0, v0000016f5234f470_0;  alias, 1 drivers
v0000016f52347d50_0 .var "forward_A", 1 0;
v0000016f523475d0_0 .var "forward_B", 1 0;
E_0000016f522ecba0/0 .event anyedge, v0000016f52347350_0, v0000016f523472b0_0, v0000016f523482f0_0, v0000016f523478f0_0;
E_0000016f522ecba0/1 .event anyedge, v0000016f523473f0_0, v0000016f52347210_0;
E_0000016f522ecba0 .event/or E_0000016f522ecba0/0, E_0000016f522ecba0/1;
S_0000016f51f2b2d0 .scope module, "Hazard_Detection_Unit" "Hazard_Detection_Unit" 3 198, 11 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_MemRead";
    .port_info 1 /INPUT 5 "EX_Rd";
    .port_info 2 /INPUT 5 "ID_Rs1";
    .port_info 3 /INPUT 5 "ID_Rs2";
    .port_info 4 /OUTPUT 1 "PC_write";
    .port_info 5 /OUTPUT 1 "IF_ID_write";
    .port_info 6 /OUTPUT 1 "NoOp";
v0000016f52347a30_0 .net "EX_MemRead", 0 0, v0000016f5234a760_0;  alias, 1 drivers
v0000016f52347ad0_0 .net "EX_Rd", 4 0, v0000016f5234a4e0_0;  alias, 1 drivers
v0000016f52348390_0 .net "ID_Rs1", 4 0, L_0000016f523b9580;  1 drivers
v0000016f52347b70_0 .net "ID_Rs2", 4 0, L_0000016f523b9300;  1 drivers
v0000016f52347df0_0 .var "IF_ID_write", 0 0;
v0000016f52347c10_0 .var "NoOp", 0 0;
v0000016f52347cb0_0 .var "PC_write", 0 0;
E_0000016f522ecb60 .event anyedge, v0000016f52347a30_0, v0000016f52347ad0_0, v0000016f52348390_0, v0000016f52347b70_0;
S_0000016f51f2ac10 .scope module, "ID_EX" "ID_EX" 3 216, 12 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush_i";
    .port_info 3 /INPUT 1 "RegWrite_in";
    .port_info 4 /INPUT 1 "MemtoReg_in";
    .port_info 5 /INPUT 1 "MemRead_in";
    .port_info 6 /INPUT 1 "MemWrite_in";
    .port_info 7 /INPUT 2 "ALUOp_in";
    .port_info 8 /INPUT 1 "ALUSrc_in";
    .port_info 9 /INPUT 1 "Branch_in";
    .port_info 10 /INPUT 32 "addr_in";
    .port_info 11 /INPUT 32 "data1_in";
    .port_info 12 /INPUT 32 "data2_in";
    .port_info 13 /INPUT 32 "immi_in";
    .port_info 14 /INPUT 7 "funct7_in";
    .port_info 15 /INPUT 3 "funct3_in";
    .port_info 16 /INPUT 5 "Rs1_in";
    .port_info 17 /INPUT 5 "Rs2_in";
    .port_info 18 /INPUT 5 "Rd_in";
    .port_info 19 /OUTPUT 1 "RegWrite_out";
    .port_info 20 /OUTPUT 1 "MemtoReg_out";
    .port_info 21 /OUTPUT 1 "MemRead_out";
    .port_info 22 /OUTPUT 1 "MemWrite_out";
    .port_info 23 /OUTPUT 2 "ALUOp_out";
    .port_info 24 /OUTPUT 1 "ALUSrc_out";
    .port_info 25 /OUTPUT 1 "Branch_o";
    .port_info 26 /OUTPUT 32 "addr_out";
    .port_info 27 /OUTPUT 32 "data1_out";
    .port_info 28 /OUTPUT 32 "data2_out";
    .port_info 29 /OUTPUT 32 "immi_out";
    .port_info 30 /OUTPUT 10 "funct_out";
    .port_info 31 /OUTPUT 5 "Rs1_out";
    .port_info 32 /OUTPUT 5 "Rs2_out";
    .port_info 33 /OUTPUT 5 "Rd_out";
v0000016f5234a300_0 .net "ALUOp_in", 1 0, v0000016f52348610_0;  alias, 1 drivers
v0000016f523492c0_0 .var "ALUOp_out", 1 0;
v0000016f5234a1c0_0 .net "ALUSrc_in", 0 0, v0000016f52347170_0;  alias, 1 drivers
v0000016f52349b80_0 .var "ALUSrc_out", 0 0;
v0000016f5234a8a0_0 .net "Branch_in", 0 0, v0000016f52347990_0;  alias, 1 drivers
v0000016f5234a120_0 .var "Branch_o", 0 0;
v0000016f5234a080_0 .net "MemRead_in", 0 0, v0000016f52347e90_0;  alias, 1 drivers
v0000016f5234a760_0 .var "MemRead_out", 0 0;
v0000016f52349540_0 .net "MemWrite_in", 0 0, v0000016f523481b0_0;  alias, 1 drivers
v0000016f523495e0_0 .var "MemWrite_out", 0 0;
v0000016f523494a0_0 .net "MemtoReg_in", 0 0, v0000016f52346ef0_0;  alias, 1 drivers
v0000016f52349ea0_0 .var "MemtoReg_out", 0 0;
v0000016f52349360_0 .net "Rd_in", 4 0, L_0000016f523bae80;  1 drivers
v0000016f5234a4e0_0 .var "Rd_out", 4 0;
v0000016f52349680_0 .net "RegWrite_in", 0 0, v0000016f52348570_0;  alias, 1 drivers
v0000016f5234a940_0 .var "RegWrite_out", 0 0;
v0000016f5234a9e0_0 .net "Rs1_in", 4 0, L_0000016f523b9f80;  1 drivers
v0000016f52348e60_0 .var "Rs1_out", 4 0;
v0000016f523499a0_0 .net "Rs2_in", 4 0, L_0000016f523bab60;  1 drivers
v0000016f52349cc0_0 .var "Rs2_out", 4 0;
v0000016f52349a40_0 .net "addr_in", 31 0, L_0000016f523bad40;  alias, 1 drivers
v0000016f52349720_0 .var "addr_out", 31 0;
v0000016f5234a260_0 .net "clk", 0 0, v0000016f5235f230_0;  alias, 1 drivers
v0000016f52349220_0 .net "data1_in", 31 0, L_0000016f5235fcd0;  alias, 1 drivers
v0000016f5234abc0_0 .var "data1_out", 31 0;
v0000016f5234aa80_0 .net "data2_in", 31 0, L_0000016f523ba340;  alias, 1 drivers
v0000016f5234ab20_0 .var "data2_out", 31 0;
v0000016f52348fa0_0 .net "flush_i", 0 0, L_0000016f522e0f30;  alias, 1 drivers
v0000016f52349d60_0 .net "funct3_in", 2 0, L_0000016f523b9940;  1 drivers
v0000016f52349400_0 .net "funct7_in", 6 0, L_0000016f523ba2a0;  1 drivers
v0000016f5234a800_0 .var "funct_out", 9 0;
v0000016f5234ac60_0 .net "immi_in", 31 0, v0000016f52350d70_0;  alias, 1 drivers
v0000016f5234a620_0 .var "immi_out", 31 0;
v0000016f52348dc0_0 .net "rst", 0 0, v0000016f52360590_0;  alias, 1 drivers
E_0000016f522ecca0/0 .event negedge, v0000016f52348dc0_0;
E_0000016f522ecca0/1 .event posedge, v0000016f52348a70_0;
E_0000016f522ecca0 .event/or E_0000016f522ecca0/0, E_0000016f522ecca0/1;
S_0000016f51f24f60 .scope module, "IF_ID" "IF_ID" 3 142, 13 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Write";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /INPUT 32 "PC_in";
    .port_info 6 /OUTPUT 32 "instr_out";
    .port_info 7 /OUTPUT 32 "PC_out";
v0000016f52348f00_0 .net "PC_in", 31 0, v0000016f5234bbc0_0;  alias, 1 drivers
v0000016f523497c0_0 .var "PC_out", 31 0;
v0000016f5234a580_0 .net "Write", 0 0, v0000016f52347df0_0;  alias, 1 drivers
v0000016f52349040_0 .net "clk", 0 0, v0000016f5235f230_0;  alias, 1 drivers
v0000016f523490e0_0 .net "flush_i", 0 0, L_0000016f522e0bb0;  alias, 1 drivers
v0000016f52349ae0_0 .net "instr_in", 31 0, L_0000016f522e0c90;  alias, 1 drivers
v0000016f5234a3a0_0 .var "instr_out", 31 0;
v0000016f52349180_0 .net "rst", 0 0, v0000016f52360590_0;  alias, 1 drivers
S_0000016f51f250f0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 137, 14 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0000016f522e0c90 .functor BUFZ 32, L_0000016f5235f7d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016f52349860_0 .net *"_ivl_0", 31 0, L_0000016f5235f7d0;  1 drivers
v0000016f52349900_0 .net *"_ivl_2", 31 0, L_0000016f5235faf0;  1 drivers
v0000016f5234a440_0 .net *"_ivl_4", 29 0, L_0000016f5235fa50;  1 drivers
L_0000016f523610a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016f52349c20_0 .net *"_ivl_6", 1 0, L_0000016f523610a8;  1 drivers
v0000016f52349e00_0 .net "addr_i", 31 0, v0000016f5234bbc0_0;  alias, 1 drivers
v0000016f52349f40_0 .net "instr_o", 31 0, L_0000016f522e0c90;  alias, 1 drivers
v0000016f52349fe0 .array "memory", 255 0, 31 0;
L_0000016f5235f7d0 .array/port v0000016f52349fe0, L_0000016f5235faf0;
L_0000016f5235fa50 .part v0000016f5234bbc0_0, 2, 30;
L_0000016f5235faf0 .concat [ 30 2 0 0], L_0000016f5235fa50, L_0000016f523610a8;
S_0000016f51f1c2d0 .scope module, "MEM_Pipeline_Reg" "MEM_Pipeline_Reg" 3 303, 15 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite_in";
    .port_info 3 /INPUT 1 "MemtoReg_in";
    .port_info 4 /INPUT 1 "MemRead_in";
    .port_info 5 /INPUT 1 "MemWrite_in";
    .port_info 6 /INPUT 32 "ALU_result_in";
    .port_info 7 /INPUT 32 "data_2_in";
    .port_info 8 /INPUT 5 "Rd_in";
    .port_info 9 /OUTPUT 1 "RegWrite_out";
    .port_info 10 /OUTPUT 1 "MemtoReg_out";
    .port_info 11 /OUTPUT 1 "MemRead_out";
    .port_info 12 /OUTPUT 1 "MemWrite_out";
    .port_info 13 /OUTPUT 32 "ALU_result_out";
    .port_info 14 /OUTPUT 32 "data_2_out";
    .port_info 15 /OUTPUT 5 "Rd_out";
v0000016f5234a6c0_0 .net "ALU_result_in", 31 0, v0000016f51f8c160_0;  alias, 1 drivers
v0000016f5234bee0_0 .var "ALU_result_out", 31 0;
v0000016f5234cc00_0 .net "MemRead_in", 0 0, v0000016f5234a760_0;  alias, 1 drivers
v0000016f5234b300_0 .var "MemRead_out", 0 0;
v0000016f5234c2a0_0 .net "MemWrite_in", 0 0, v0000016f523495e0_0;  alias, 1 drivers
v0000016f5234b3a0_0 .var "MemWrite_out", 0 0;
v0000016f5234c520_0 .net "MemtoReg_in", 0 0, v0000016f52349ea0_0;  alias, 1 drivers
v0000016f5234b940_0 .var "MemtoReg_out", 0 0;
v0000016f5234c340_0 .net "Rd_in", 4 0, v0000016f5234a4e0_0;  alias, 1 drivers
v0000016f5234b6c0_0 .var "Rd_out", 4 0;
v0000016f5234c5c0_0 .net "RegWrite_in", 0 0, v0000016f5234a940_0;  alias, 1 drivers
v0000016f5234c160_0 .var "RegWrite_out", 0 0;
v0000016f5234c3e0_0 .net "clk", 0 0, v0000016f5235f230_0;  alias, 1 drivers
v0000016f5234c200_0 .net "data_2_in", 31 0, v0000016f5234b080_0;  alias, 1 drivers
v0000016f5234c480_0 .var "data_2_out", 31 0;
v0000016f5234bf80_0 .net "rst", 0 0, v0000016f52360590_0;  alias, 1 drivers
S_0000016f51f1c460 .scope module, "MUX_ALUSrc" "MUX_1bit" 3 270, 16 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "data_1";
    .port_info 2 /INPUT 32 "data_2";
    .port_info 3 /OUTPUT 32 "data_out";
v0000016f5234b760_0 .net "Control", 0 0, v0000016f52349b80_0;  alias, 1 drivers
v0000016f5234b260_0 .net "data_1", 31 0, v0000016f5234b080_0;  alias, 1 drivers
v0000016f5234b620_0 .net "data_2", 31 0, v0000016f5234a620_0;  alias, 1 drivers
v0000016f5234c020_0 .var "data_out", 31 0;
E_0000016f522ed0e0 .event anyedge, v0000016f52349b80_0, v0000016f5234c200_0, v0000016f5234a620_0;
S_0000016f51f12da0 .scope module, "MUX_ForwardA" "MUX_2bit" 3 254, 17 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Control";
    .port_info 1 /INPUT 32 "data_1";
    .port_info 2 /INPUT 32 "data_2";
    .port_info 3 /INPUT 32 "data_3";
    .port_info 4 /OUTPUT 32 "data_out";
v0000016f5234cb60_0 .net "Control", 1 0, v0000016f52347d50_0;  alias, 1 drivers
v0000016f5234cca0_0 .net "data_1", 31 0, v0000016f5234abc0_0;  alias, 1 drivers
v0000016f5234c660_0 .net "data_2", 31 0, v0000016f5234b580_0;  alias, 1 drivers
v0000016f5234b440_0 .net "data_3", 31 0, v0000016f5234bee0_0;  alias, 1 drivers
v0000016f5234c0c0_0 .var "data_out", 31 0;
E_0000016f522ed3e0 .event anyedge, v0000016f52347d50_0, v0000016f5234abc0_0, v0000016f5234c660_0, v0000016f52347670_0;
S_0000016f5234e190 .scope module, "MUX_ForwardB" "MUX_2bit" 3 262, 17 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Control";
    .port_info 1 /INPUT 32 "data_1";
    .port_info 2 /INPUT 32 "data_2";
    .port_info 3 /INPUT 32 "data_3";
    .port_info 4 /OUTPUT 32 "data_out";
v0000016f5234ba80_0 .net "Control", 1 0, v0000016f523475d0_0;  alias, 1 drivers
v0000016f5234c700_0 .net "data_1", 31 0, v0000016f5234ab20_0;  alias, 1 drivers
v0000016f5234b8a0_0 .net "data_2", 31 0, v0000016f5234b580_0;  alias, 1 drivers
v0000016f5234cd40_0 .net "data_3", 31 0, v0000016f5234bee0_0;  alias, 1 drivers
v0000016f5234b080_0 .var "data_out", 31 0;
E_0000016f522ecfe0 .event anyedge, v0000016f523475d0_0, v0000016f5234ab20_0, v0000016f5234c660_0, v0000016f52347670_0;
S_0000016f5234e4b0 .scope module, "MUX_PCSrc1" "MUX_1bit" 3 121, 16 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "data_1";
    .port_info 2 /INPUT 32 "data_2";
    .port_info 3 /OUTPUT 32 "data_out";
v0000016f5234c7a0_0 .net "Control", 0 0, L_0000016f522e0bb0;  alias, 1 drivers
v0000016f5234b800_0 .net "data_1", 31 0, L_0000016f5235f9b0;  alias, 1 drivers
v0000016f5234c840_0 .net "data_2", 31 0, L_0000016f5235f4b0;  alias, 1 drivers
v0000016f5234bb20_0 .var "data_out", 31 0;
E_0000016f522ed420 .event anyedge, v0000016f523487f0_0, v0000016f51f7ea00_0, v0000016f52347f30_0;
S_0000016f5234e7d0 .scope module, "MUX_PCSrc2" "MUX_1bit" 3 129, 16 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "data_1";
    .port_info 2 /INPUT 32 "data_2";
    .port_info 3 /OUTPUT 32 "data_out";
v0000016f5234b4e0_0 .net "Control", 0 0, L_0000016f522e0f30;  alias, 1 drivers
v0000016f5234b9e0_0 .net "data_1", 31 0, v0000016f5234bb20_0;  alias, 1 drivers
v0000016f5234c8e0_0 .net "data_2", 31 0, v0000016f52349720_0;  alias, 1 drivers
v0000016f5234b120_0 .var "data_out", 31 0;
E_0000016f522ed0a0 .event anyedge, v0000016f52348750_0, v0000016f5234bb20_0, v0000016f52349720_0;
S_0000016f5234e000 .scope module, "MUX_WB" "MUX_1bit" 3 348, 16 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "data_1";
    .port_info 2 /INPUT 32 "data_2";
    .port_info 3 /OUTPUT 32 "data_out";
v0000016f5234ca20_0 .net "Control", 0 0, v0000016f52350730_0;  alias, 1 drivers
v0000016f5234cde0_0 .net "data_1", 31 0, v0000016f5234f510_0;  alias, 1 drivers
v0000016f5234c980_0 .net "data_2", 31 0, v0000016f52350e10_0;  alias, 1 drivers
v0000016f5234b580_0 .var "data_out", 31 0;
E_0000016f522ecee0 .event anyedge, v0000016f5234ca20_0, v0000016f5234cde0_0, v0000016f5234c980_0;
S_0000016f5234e320 .scope module, "PC" "PC" 3 101, 18 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "PCWrite_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v0000016f5234cac0_0 .net "PCWrite_i", 0 0, v0000016f52347cb0_0;  alias, 1 drivers
v0000016f5234ce80_0 .net "clk_i", 0 0, v0000016f5235f230_0;  alias, 1 drivers
v0000016f5234afe0_0 .net "pc_i", 31 0, v0000016f5234b120_0;  alias, 1 drivers
v0000016f5234bbc0_0 .var "pc_o", 31 0;
v0000016f5234b1c0_0 .net "rst_i", 0 0, v0000016f52360590_0;  alias, 1 drivers
S_0000016f5234e640 .scope module, "Registers" "Registers" 3 153, 19 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RS1data_o";
    .port_info 8 /OUTPUT 32 "RS2data_o";
L_0000016f522e0910 .functor AND 1, L_0000016f5235fb90, L_0000016f5235feb0, C4<1>, C4<1>;
L_0000016f522e0440 .functor AND 1, L_0000016f522e0910, v0000016f5234f470_0, C4<1>, C4<1>;
L_0000016f522e04b0 .functor AND 1, L_0000016f5235ff50, L_0000016f5235fff0, C4<1>, C4<1>;
L_0000016f522e0b40 .functor AND 1, L_0000016f522e04b0, v0000016f5234f470_0, C4<1>, C4<1>;
v0000016f5234bd00_0 .net "RDaddr_i", 4 0, v0000016f5234f0b0_0;  alias, 1 drivers
v0000016f5234bda0_0 .net "RDdata_i", 31 0, v0000016f5234b580_0;  alias, 1 drivers
v0000016f5234be40_0 .net "RS1addr_i", 4 0, L_0000016f523ba700;  1 drivers
v0000016f5234fe70_0 .net "RS1data_o", 31 0, L_0000016f5235fcd0;  alias, 1 drivers
v0000016f52350cd0_0 .net "RS2addr_i", 4 0, L_0000016f523b91c0;  1 drivers
v0000016f5234f3d0_0 .net "RS2data_o", 31 0, L_0000016f523ba340;  alias, 1 drivers
v0000016f52350af0_0 .net "RegWrite_i", 0 0, v0000016f5234f470_0;  alias, 1 drivers
v0000016f5234fdd0_0 .net *"_ivl_0", 0 0, L_0000016f5235fb90;  1 drivers
v0000016f5234f1f0_0 .net *"_ivl_10", 31 0, L_0000016f5235fe10;  1 drivers
v0000016f52350370_0 .net *"_ivl_12", 6 0, L_0000016f5235fc30;  1 drivers
L_0000016f52361138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016f5234fb50_0 .net *"_ivl_15", 1 0, L_0000016f52361138;  1 drivers
v0000016f52350870_0 .net *"_ivl_18", 0 0, L_0000016f5235ff50;  1 drivers
L_0000016f523610f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016f523504b0_0 .net/2u *"_ivl_2", 4 0, L_0000016f523610f0;  1 drivers
L_0000016f52361180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016f5234fd30_0 .net/2u *"_ivl_20", 4 0, L_0000016f52361180;  1 drivers
v0000016f5234f790_0 .net *"_ivl_22", 0 0, L_0000016f5235fff0;  1 drivers
v0000016f523505f0_0 .net *"_ivl_25", 0 0, L_0000016f522e04b0;  1 drivers
v0000016f523507d0_0 .net *"_ivl_27", 0 0, L_0000016f522e0b40;  1 drivers
v0000016f5234f330_0 .net *"_ivl_28", 31 0, L_0000016f523b9da0;  1 drivers
v0000016f523500f0_0 .net *"_ivl_30", 6 0, L_0000016f523baca0;  1 drivers
L_0000016f523611c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016f5234ff10_0 .net *"_ivl_33", 1 0, L_0000016f523611c8;  1 drivers
v0000016f5234fc90_0 .net *"_ivl_4", 0 0, L_0000016f5235feb0;  1 drivers
v0000016f52350050_0 .net *"_ivl_7", 0 0, L_0000016f522e0910;  1 drivers
v0000016f52350230_0 .net *"_ivl_9", 0 0, L_0000016f522e0440;  1 drivers
v0000016f52350410_0 .net "clk_i", 0 0, v0000016f5235f230_0;  alias, 1 drivers
v0000016f52350190_0 .var/i "i", 31 0;
v0000016f52350550 .array/s "register", 31 0, 31 0;
v0000016f523502d0_0 .net "rst_i", 0 0, v0000016f52360590_0;  alias, 1 drivers
L_0000016f5235fb90 .cmp/eq 5, L_0000016f523ba700, v0000016f5234f0b0_0;
L_0000016f5235feb0 .cmp/ne 5, L_0000016f523ba700, L_0000016f523610f0;
L_0000016f5235fe10 .array/port v0000016f52350550, L_0000016f5235fc30;
L_0000016f5235fc30 .concat [ 5 2 0 0], L_0000016f523ba700, L_0000016f52361138;
L_0000016f5235fcd0 .functor MUXZ 32, L_0000016f5235fe10, v0000016f5234b580_0, L_0000016f522e0440, C4<>;
L_0000016f5235ff50 .cmp/eq 5, L_0000016f523b91c0, v0000016f5234f0b0_0;
L_0000016f5235fff0 .cmp/ne 5, L_0000016f523b91c0, L_0000016f52361180;
L_0000016f523b9da0 .array/port v0000016f52350550, L_0000016f523baca0;
L_0000016f523baca0 .concat [ 5 2 0 0], L_0000016f523b91c0, L_0000016f523611c8;
L_0000016f523ba340 .functor MUXZ 32, L_0000016f523b9da0, v0000016f5234b580_0, L_0000016f522e0b40, C4<>;
S_0000016f5234e960 .scope module, "Sign_Extend" "Sign_Extend" 3 208, 20 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 12 "immi_1";
    .port_info 3 /INPUT 5 "immi_2";
    .port_info 4 /OUTPUT 32 "extend_immi";
v0000016f52350d70_0 .var/s "extend_immi", 31 0;
v0000016f5234ffb0_0 .net "funct3", 2 0, L_0000016f523ba7a0;  1 drivers
v0000016f52350690_0 .net/s "immi_1", 11 0, L_0000016f523b93a0;  1 drivers
v0000016f5234f970_0 .net/s "immi_2", 4 0, L_0000016f523b9800;  1 drivers
v0000016f52350c30_0 .net "opcode", 6 0, L_0000016f523b9080;  1 drivers
E_0000016f522ed4e0 .event anyedge, v0000016f5234ffb0_0, v0000016f52350c30_0, v0000016f52350690_0, v0000016f5234f970_0;
S_0000016f5234eaf0 .scope module, "WB_Pipeline_Reg" "WB_Pipeline_Reg" 3 332, 21 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite_in";
    .port_info 3 /INPUT 1 "MemtoReg_in";
    .port_info 4 /INPUT 32 "data_ALU_in";
    .port_info 5 /INPUT 32 "data_mem_in";
    .port_info 6 /INPUT 5 "Rd_in";
    .port_info 7 /OUTPUT 1 "RegWrite_out";
    .port_info 8 /OUTPUT 1 "MemtoReg_out";
    .port_info 9 /OUTPUT 32 "data_ALU_out";
    .port_info 10 /OUTPUT 32 "data_mem_out";
    .port_info 11 /OUTPUT 5 "Rd_out";
v0000016f5234fbf0_0 .net "MemtoReg_in", 0 0, v0000016f5234b940_0;  alias, 1 drivers
v0000016f52350730_0 .var "MemtoReg_out", 0 0;
v0000016f5234f010_0 .net "Rd_in", 4 0, v0000016f5234b6c0_0;  alias, 1 drivers
v0000016f5234f0b0_0 .var "Rd_out", 4 0;
v0000016f5234fa10_0 .net "RegWrite_in", 0 0, v0000016f5234c160_0;  alias, 1 drivers
v0000016f5234f470_0 .var "RegWrite_out", 0 0;
v0000016f5234f150_0 .net "clk", 0 0, v0000016f5235f230_0;  alias, 1 drivers
v0000016f52350910_0 .net "data_ALU_in", 31 0, v0000016f5234bee0_0;  alias, 1 drivers
v0000016f5234f510_0 .var "data_ALU_out", 31 0;
v0000016f523509b0_0 .net "data_mem_in", 31 0, L_0000016f523ba5c0;  alias, 1 drivers
v0000016f52350e10_0 .var "data_mem_out", 31 0;
v0000016f52350eb0_0 .net "rst", 0 0, v0000016f52360590_0;  alias, 1 drivers
S_0000016f5234ec80 .scope module, "branch_predictor" "branch_predictor" 3 178, 22 1 0, S_0000016f522e3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "is_branch";
    .port_info 3 /INPUT 1 "result";
    .port_info 4 /INPUT 32 "addr_1";
    .port_info 5 /INPUT 32 "addr_2";
    .port_info 6 /OUTPUT 1 "predict_o";
    .port_info 7 /OUTPUT 32 "reserved_addr";
L_0000016f522e0e50 .functor OR 1, L_0000016f523b9c60, L_0000016f523b9ee0, C4<0>, C4<0>;
L_0000016f522e0ec0 .functor OR 1, L_0000016f523b9760, L_0000016f523ba200, C4<0>, C4<0>;
L_0000016f52361210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016f5234f290_0 .net/2u *"_ivl_0", 1 0, L_0000016f52361210;  1 drivers
L_0000016f523612a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016f52350a50_0 .net/2s *"_ivl_10", 1 0, L_0000016f523612a0;  1 drivers
L_0000016f523612e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000016f52350b90_0 .net/2s *"_ivl_12", 1 0, L_0000016f523612e8;  1 drivers
v0000016f5234f5b0_0 .net *"_ivl_14", 1 0, L_0000016f523bade0;  1 drivers
L_0000016f52361330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016f5234f830_0 .net/2u *"_ivl_18", 1 0, L_0000016f52361330;  1 drivers
v0000016f5234f650_0 .net *"_ivl_2", 0 0, L_0000016f523b9c60;  1 drivers
v0000016f5234f6f0_0 .net *"_ivl_20", 0 0, L_0000016f523b9760;  1 drivers
L_0000016f52361378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000016f5234f8d0_0 .net/2u *"_ivl_22", 1 0, L_0000016f52361378;  1 drivers
v0000016f5234fab0_0 .net *"_ivl_24", 0 0, L_0000016f523ba200;  1 drivers
v0000016f5235d040_0 .net *"_ivl_27", 0 0, L_0000016f522e0ec0;  1 drivers
L_0000016f523613c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000016f5235e080_0 .net/2u *"_ivl_28", 31 0, L_0000016f523613c0;  1 drivers
v0000016f5235e580_0 .net *"_ivl_30", 31 0, L_0000016f523ba480;  1 drivers
L_0000016f52361258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000016f5235d540_0 .net/2u *"_ivl_4", 1 0, L_0000016f52361258;  1 drivers
v0000016f5235ed00_0 .net *"_ivl_6", 0 0, L_0000016f523b9ee0;  1 drivers
v0000016f5235d0e0_0 .net *"_ivl_9", 0 0, L_0000016f522e0e50;  1 drivers
v0000016f5235e760_0 .net "addr_1", 31 0, v0000016f523497c0_0;  alias, 1 drivers
v0000016f5235e9e0_0 .net "addr_2", 31 0, L_0000016f5235f4b0;  alias, 1 drivers
v0000016f5235ec60_0 .net "clk_i", 0 0, v0000016f5235f230_0;  alias, 1 drivers
v0000016f5235ebc0_0 .net "is_branch", 0 0, v0000016f5234a120_0;  alias, 1 drivers
v0000016f5235e4e0_0 .net "predict_o", 0 0, L_0000016f523ba3e0;  alias, 1 drivers
v0000016f5235eda0_0 .net "reserved_addr", 31 0, L_0000016f523bad40;  alias, 1 drivers
v0000016f5235d180_0 .net "result", 0 0, v0000016f51f8c200_0;  alias, 1 drivers
v0000016f5235e3a0_0 .net "rst_i", 0 0, v0000016f52360590_0;  alias, 1 drivers
v0000016f5235e6c0_0 .var "state", 1 0;
L_0000016f523b9c60 .cmp/eq 2, v0000016f5235e6c0_0, L_0000016f52361210;
L_0000016f523b9ee0 .cmp/eq 2, v0000016f5235e6c0_0, L_0000016f52361258;
L_0000016f523bade0 .functor MUXZ 2, L_0000016f523612e8, L_0000016f523612a0, L_0000016f522e0e50, C4<>;
L_0000016f523ba3e0 .part L_0000016f523bade0, 0, 1;
L_0000016f523b9760 .cmp/eq 2, v0000016f5235e6c0_0, L_0000016f52361330;
L_0000016f523ba200 .cmp/eq 2, v0000016f5235e6c0_0, L_0000016f52361378;
L_0000016f523ba480 .arith/sum 32, v0000016f523497c0_0, L_0000016f523613c0;
L_0000016f523bad40 .functor MUXZ 32, L_0000016f523ba480, L_0000016f5235f4b0, L_0000016f522e0ec0, C4<>;
    .scope S_0000016f5234e320;
T_0 ;
    %wait E_0000016f522ecca0;
    %load/vec4 v0000016f5234b1c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f5234bbc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016f5234cac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000016f5234afe0_0;
    %assign/vec4 v0000016f5234bbc0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016f5234e4b0;
T_1 ;
    %wait E_0000016f522ed420;
    %load/vec4 v0000016f5234c7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0000016f5234b800_0;
    %store/vec4 v0000016f5234bb20_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0000016f5234c840_0;
    %store/vec4 v0000016f5234bb20_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000016f5234e7d0;
T_2 ;
    %wait E_0000016f522ed0a0;
    %load/vec4 v0000016f5234b4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0000016f5234b9e0_0;
    %store/vec4 v0000016f5234b120_0, 0, 32;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0000016f5234c8e0_0;
    %store/vec4 v0000016f5234b120_0, 0, 32;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000016f51f24f60;
T_3 ;
    %wait E_0000016f522ecca0;
    %load/vec4 v0000016f52349180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f5234a3a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f523497c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000016f5234a580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000016f523490e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0000016f52349ae0_0;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v0000016f5234a3a0_0, 0;
    %load/vec4 v0000016f523490e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0000016f52348f00_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0000016f523497c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000016f5234e640;
T_4 ;
    %wait E_0000016f522ecca0;
    %load/vec4 v0000016f523502d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f52350190_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000016f52350190_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016f52350190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016f52350550, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016f52350190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000016f52350190_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000016f52350af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0000016f5234bd00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000016f5234bda0_0;
    %load/vec4 v0000016f5234bd00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016f52350550, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000016f51f31c90;
T_5 ;
    %wait E_0000016f522ec8e0;
    %load/vec4 v0000016f52348250_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016f52348610_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52348570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52346ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f523481b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347990_0, 0, 1;
T_5.0 ;
    %load/vec4 v0000016f523484d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016f52348610_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52348570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52346ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f523481b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347990_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000016f52348250_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016f52348610_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52348570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52346ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f523481b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347990_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000016f52348250_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016f52348610_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52347170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52348570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52346ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f523481b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347990_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000016f52348250_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016f52348610_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52347170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52348570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52346ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52347e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f523481b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347990_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0000016f52348250_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016f52348610_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52347170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52348570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f523481b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347990_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0000016f52348250_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016f52348610_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52348570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f523481b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52347990_0, 0, 1;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000016f5234ec80;
T_6 ;
    %wait E_0000016f522ecca0;
    %load/vec4 v0000016f5235e3a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000016f5235e6c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000016f5235ebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000016f5235d180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0000016f5235e6c0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
    %load/vec4 v0000016f5235e6c0_0;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0000016f5235e6c0_0;
    %addi 1, 0, 2;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v0000016f5235e6c0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000016f5235e6c0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_6.8, 8;
    %load/vec4 v0000016f5235e6c0_0;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v0000016f5235e6c0_0;
    %subi 1, 0, 2;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0000016f5235e6c0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000016f51f2b2d0;
T_7 ;
    %wait E_0000016f522ecb60;
    %load/vec4 v0000016f52347a30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0000016f52347ad0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000016f52347ad0_0;
    %load/vec4 v0000016f52348390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_7.4, 4;
    %load/vec4 v0000016f52347ad0_0;
    %load/vec4 v0000016f52347b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_7.4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52347c10_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52347cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52347df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347c10_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000016f5234e960;
T_8 ;
    %wait E_0000016f522ed4e0;
    %load/vec4 v0000016f5234ffb0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.3, 4;
    %load/vec4 v0000016f52350c30_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.3;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0000016f52350c30_0;
    %cmpi/e 3, 0, 7;
    %flag_or 8, 4;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000016f52350690_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000016f52350690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016f52350d70_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000016f5234ffb0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0000016f52350690_0;
    %parti/s 1, 4, 4;
    %replicate 27;
    %load/vec4 v0000016f52350690_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016f52350d70_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000016f52350c30_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0000016f52350690_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000016f52350690_0;
    %parti/s 7, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016f5234f970_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016f52350d70_0, 0, 32;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000016f52350c30_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0000016f52350690_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000016f52350690_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016f5234f970_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016f52350690_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016f5234f970_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016f52350d70_0, 0, 32;
T_8.8 ;
T_8.7 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000016f51f2ac10;
T_9 ;
    %wait E_0000016f522ecca0;
    %load/vec4 v0000016f52348dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/1 T_9.2, 8;
    %load/vec4 v0000016f52348fa0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.2;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5234a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f52349ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5234a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f523495e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000016f523492c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f52349b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5234a120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f52349720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f5234abc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f5234ab20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f5234a620_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000016f5234a800_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016f52348e60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016f52349cc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016f5234a4e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000016f52349680_0;
    %assign/vec4 v0000016f5234a940_0, 0;
    %load/vec4 v0000016f523494a0_0;
    %assign/vec4 v0000016f52349ea0_0, 0;
    %load/vec4 v0000016f5234a080_0;
    %assign/vec4 v0000016f5234a760_0, 0;
    %load/vec4 v0000016f52349540_0;
    %assign/vec4 v0000016f523495e0_0, 0;
    %load/vec4 v0000016f5234a300_0;
    %assign/vec4 v0000016f523492c0_0, 0;
    %load/vec4 v0000016f5234a1c0_0;
    %assign/vec4 v0000016f52349b80_0, 0;
    %load/vec4 v0000016f5234a8a0_0;
    %assign/vec4 v0000016f5234a120_0, 0;
    %load/vec4 v0000016f52349a40_0;
    %assign/vec4 v0000016f52349720_0, 0;
    %load/vec4 v0000016f52349220_0;
    %assign/vec4 v0000016f5234abc0_0, 0;
    %load/vec4 v0000016f5234aa80_0;
    %assign/vec4 v0000016f5234ab20_0, 0;
    %load/vec4 v0000016f5234ac60_0;
    %assign/vec4 v0000016f5234a620_0, 0;
    %load/vec4 v0000016f52349400_0;
    %load/vec4 v0000016f52349d60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000016f5234a800_0, 0;
    %load/vec4 v0000016f5234a9e0_0;
    %assign/vec4 v0000016f52348e60_0, 0;
    %load/vec4 v0000016f523499a0_0;
    %assign/vec4 v0000016f52349cc0_0, 0;
    %load/vec4 v0000016f52349360_0;
    %assign/vec4 v0000016f5234a4e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000016f51f12da0;
T_10 ;
    %wait E_0000016f522ed3e0;
    %load/vec4 v0000016f5234cb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0000016f5234cca0_0;
    %store/vec4 v0000016f5234c0c0_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0000016f5234c660_0;
    %store/vec4 v0000016f5234c0c0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000016f5234b440_0;
    %store/vec4 v0000016f5234c0c0_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000016f5234e190;
T_11 ;
    %wait E_0000016f522ecfe0;
    %load/vec4 v0000016f5234ba80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0000016f5234c700_0;
    %store/vec4 v0000016f5234b080_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0000016f5234b8a0_0;
    %store/vec4 v0000016f5234b080_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000016f5234cd40_0;
    %store/vec4 v0000016f5234b080_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000016f51f1c460;
T_12 ;
    %wait E_0000016f522ed0e0;
    %load/vec4 v0000016f5234b760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0000016f5234b260_0;
    %store/vec4 v0000016f5234c020_0, 0, 32;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0000016f5234b620_0;
    %store/vec4 v0000016f5234c020_0, 0, 32;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000016f522f21a0;
T_13 ;
    %wait E_0000016f522ed060;
    %load/vec4 v0000016f51f8c660_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v0000016f51f8c8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0000016f51f8cac0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %jmp T_13.12;
T_13.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000016f51f8c840_0, 0, 4;
    %jmp T_13.12;
T_13.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000016f51f8c840_0, 0, 4;
    %jmp T_13.12;
T_13.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000016f51f8c840_0, 0, 4;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000016f51f8c840_0, 0, 4;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13.7;
T_13.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000016f51f8c840_0, 0, 4;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000016f51f8c840_0, 0, 4;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v0000016f51f8cac0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_13.13, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000016f51f8c840_0, 0, 4;
    %jmp T_13.14;
T_13.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000016f51f8c840_0, 0, 4;
T_13.14 ;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000016f51f8c840_0, 0, 4;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000016f51f2b140;
T_14 ;
    %wait E_0000016f522ecba0;
    %load/vec4 v0000016f52347350_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v0000016f523472b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0000016f523472b0_0;
    %load/vec4 v0000016f523482f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016f52347d50_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000016f523478f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.7, 10;
    %load/vec4 v0000016f523473f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0000016f523473f0_0;
    %load/vec4 v0000016f523482f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016f52347d50_0, 0, 2;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016f52347d50_0, 0, 2;
T_14.5 ;
T_14.1 ;
    %load/vec4 v0000016f52347350_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.11, 10;
    %load/vec4 v0000016f523472b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.10, 9;
    %load/vec4 v0000016f523472b0_0;
    %load/vec4 v0000016f52347210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016f523475d0_0, 0, 2;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0000016f523478f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.15, 10;
    %load/vec4 v0000016f523473f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.14, 9;
    %load/vec4 v0000016f523473f0_0;
    %load/vec4 v0000016f52347210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016f523475d0_0, 0, 2;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016f523475d0_0, 0, 2;
T_14.13 ;
T_14.9 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000016f522f2c70;
T_15 ;
    %wait E_0000016f522ed020;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f51f8c200_0, 0, 1;
    %load/vec4 v0000016f51f8b9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.0 ;
    %load/vec4 v0000016f51f8b6c0_0;
    %load/vec4 v0000016f51f8c5c0_0;
    %and;
    %store/vec4 v0000016f51f8c160_0, 0, 32;
    %jmp T_15.8;
T_15.1 ;
    %load/vec4 v0000016f51f8b6c0_0;
    %load/vec4 v0000016f51f8c5c0_0;
    %xor;
    %store/vec4 v0000016f51f8c160_0, 0, 32;
    %jmp T_15.8;
T_15.2 ;
    %load/vec4 v0000016f51f8b6c0_0;
    %load/vec4 v0000016f51f8c5c0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000016f51f8c160_0, 0, 32;
    %jmp T_15.8;
T_15.3 ;
    %load/vec4 v0000016f51f8b6c0_0;
    %load/vec4 v0000016f51f8c5c0_0;
    %add;
    %store/vec4 v0000016f51f8c160_0, 0, 32;
    %jmp T_15.8;
T_15.4 ;
    %load/vec4 v0000016f51f8b6c0_0;
    %load/vec4 v0000016f51f8c5c0_0;
    %sub;
    %store/vec4 v0000016f51f8c160_0, 0, 32;
    %jmp T_15.8;
T_15.5 ;
    %load/vec4 v0000016f51f8b6c0_0;
    %load/vec4 v0000016f51f8c5c0_0;
    %mul;
    %store/vec4 v0000016f51f8c160_0, 0, 32;
    %jmp T_15.8;
T_15.6 ;
    %load/vec4 v0000016f51f8b6c0_0;
    %load/vec4 v0000016f51f8c5c0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000016f51f8c160_0, 0, 32;
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v0000016f51f8b6c0_0;
    %load/vec4 v0000016f51f8c5c0_0;
    %sub;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.9, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.10, 8;
T_15.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.10, 8;
 ; End of false expr.
    %blend;
T_15.10;
    %store/vec4 v0000016f51f8c200_0, 0, 1;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000016f51f1c2d0;
T_16 ;
    %wait E_0000016f522ecca0;
    %load/vec4 v0000016f5234bf80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5234c160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5234b940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5234b300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5234b3a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f5234bee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f5234c480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016f5234b6c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000016f5234c5c0_0;
    %assign/vec4 v0000016f5234c160_0, 0;
    %load/vec4 v0000016f5234c520_0;
    %assign/vec4 v0000016f5234b940_0, 0;
    %load/vec4 v0000016f5234cc00_0;
    %assign/vec4 v0000016f5234b300_0, 0;
    %load/vec4 v0000016f5234c2a0_0;
    %assign/vec4 v0000016f5234b3a0_0, 0;
    %load/vec4 v0000016f5234a6c0_0;
    %assign/vec4 v0000016f5234bee0_0, 0;
    %load/vec4 v0000016f5234c200_0;
    %assign/vec4 v0000016f5234c480_0, 0;
    %load/vec4 v0000016f5234c340_0;
    %assign/vec4 v0000016f5234b6c0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000016f51f305f0;
T_17 ;
    %wait E_0000016f522ece20;
    %load/vec4 v0000016f52348c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000016f52347710_0;
    %load/vec4 v0000016f52347670_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016f52347490, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000016f5234eaf0;
T_18 ;
    %wait E_0000016f522ecca0;
    %load/vec4 v0000016f52350eb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5234f470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f52350730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f5234f510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f52350e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016f5234f0b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000016f5234fa10_0;
    %assign/vec4 v0000016f5234f470_0, 0;
    %load/vec4 v0000016f5234fbf0_0;
    %assign/vec4 v0000016f52350730_0, 0;
    %load/vec4 v0000016f52350910_0;
    %assign/vec4 v0000016f5234f510_0, 0;
    %load/vec4 v0000016f523509b0_0;
    %assign/vec4 v0000016f52350e10_0, 0;
    %load/vec4 v0000016f5234f010_0;
    %assign/vec4 v0000016f5234f0b0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000016f5234e000;
T_19 ;
    %wait E_0000016f522ecee0;
    %load/vec4 v0000016f5234ca20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %jmp T_19.2;
T_19.0 ;
    %load/vec4 v0000016f5234cde0_0;
    %store/vec4 v0000016f5234b580_0, 0, 32;
    %jmp T_19.2;
T_19.1 ;
    %load/vec4 v0000016f5234c980_0;
    %store/vec4 v0000016f5234b580_0, 0, 32;
    %jmp T_19.2;
T_19.2 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000016f522f1cf0;
T_20 ;
    %delay 25, 0;
    %load/vec4 v0000016f5235f230_0;
    %inv;
    %store/vec4 v0000016f5235f230_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0000016f522f1cf0;
T_21 ;
    %vpi_call 2 19 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f5235f370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f5235fd70_0, 0, 32;
T_21.0 ;
    %load/vec4 v0000016f5235fd70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000016f5235fd70_0;
    %store/vec4a v0000016f52349fe0, 4, 0;
    %load/vec4 v0000016f5235fd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016f5235fd70_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f5235fd70_0, 0, 32;
T_21.2 ;
    %load/vec4 v0000016f5235fd70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000016f5235fd70_0;
    %store/vec4a v0000016f52347490, 4, 0;
    %load/vec4 v0000016f5235fd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016f5235fd70_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016f5235e6c0_0, 0, 2;
    %vpi_call 2 38 "$readmemb", "instruction_1.txt", v0000016f52349fe0 {0 0 0};
    %vpi_func 2 42 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0000016f5235f410_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5235f230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52360590_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52360590_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f52360590_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52347490, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52347490, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52347490, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52347490, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52347490, 4, 0;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52350550, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52350550, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52350550, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52350550, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52350550, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52350550, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52350550, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f52350550, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f5234a3a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f523497c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5234a940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52349ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5234a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f523495e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016f523492c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52349b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5234a120_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f52349720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f5234abc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f5234ab20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f5234a620_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000016f5234a800_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016f52348e60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016f52349cc0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016f5234a4e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5234c160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5234b940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5234b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5234b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f5234bee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f5234c480_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016f5234b6c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5234f470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52350730_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f5234f510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f52350e10_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016f5234f0b0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016f52348610_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52348570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52346ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f523481b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f52347990_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0000016f522f1cf0;
T_22 ;
    %wait E_0000016f522ece20;
    %load/vec4 v0000016f5235f370_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %vpi_call 2 116 "$finish" {0 0 0};
T_22.0 ;
    %vpi_call 2 120 "$fdisplay", v0000016f5235f410_0, "instruction = %6d, ", v0000016f52360c70_0 {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0000016f5235f410_0, "cycle = %6d, PC = %6d, ", v0000016f5235f370_0, v0000016f5234bbc0_0 {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0000016f5235f410_0, "Predict = %6d, IFID_Flush = %6d", v0000016f5235e4e0_0, v0000016f523490e0_0 {0 0 0};
    %load/vec4 v0000016f5234a120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.2, 4;
    %vpi_call 2 124 "$fdisplay", v0000016f5235f410_0, "ALU_out = %6d", v0000016f51f8c160_0 {0 0 0};
T_22.2 ;
    %vpi_call 2 128 "$fdisplay", v0000016f5235f410_0, "Registers" {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0000016f5235f410_0, "x0 = %6d, x8  = %6d, x16 = %6d, x24 = %6d", &A<v0000016f52350550, 0>, &A<v0000016f52350550, 8>, &A<v0000016f52350550, 16>, &A<v0000016f52350550, 24> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0000016f5235f410_0, "x1 = %6d, x9  = %6d, x17 = %6d, x25 = %6d", &A<v0000016f52350550, 1>, &A<v0000016f52350550, 9>, &A<v0000016f52350550, 17>, &A<v0000016f52350550, 25> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0000016f5235f410_0, "x2 = %6d, x10 = %6d, x18 = %6d, x26 = %6d", &A<v0000016f52350550, 2>, &A<v0000016f52350550, 10>, &A<v0000016f52350550, 18>, &A<v0000016f52350550, 26> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0000016f5235f410_0, "x3 = %6d, x11 = %6d, x19 = %6d, x27 = %6d", &A<v0000016f52350550, 3>, &A<v0000016f52350550, 11>, &A<v0000016f52350550, 19>, &A<v0000016f52350550, 27> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0000016f5235f410_0, "x4 = %6d, x12 = %6d, x20 = %6d, x28 = %6d", &A<v0000016f52350550, 4>, &A<v0000016f52350550, 12>, &A<v0000016f52350550, 20>, &A<v0000016f52350550, 28> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0000016f5235f410_0, "x5 = %6d, x13 = %6d, x21 = %6d, x29 = %6d", &A<v0000016f52350550, 5>, &A<v0000016f52350550, 13>, &A<v0000016f52350550, 21>, &A<v0000016f52350550, 29> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0000016f5235f410_0, "x6 = %6d, x14 = %6d, x22 = %6d, x30 = %6d", &A<v0000016f52350550, 6>, &A<v0000016f52350550, 14>, &A<v0000016f52350550, 22>, &A<v0000016f52350550, 30> {0 0 0};
    %vpi_call 2 136 "$fdisplay", v0000016f5235f410_0, "x7 = %6d, x15 = %6d, x23 = %6d, x31 = %6d", &A<v0000016f52350550, 7>, &A<v0000016f52350550, 15>, &A<v0000016f52350550, 23>, &A<v0000016f52350550, 31> {0 0 0};
    %vpi_call 2 140 "$fdisplay", v0000016f5235f410_0, "Data Memory: 0x00 = %6d", &A<v0000016f52347490, 0> {0 0 0};
    %vpi_call 2 141 "$fdisplay", v0000016f5235f410_0, "Data Memory: 0x04 = %6d", &A<v0000016f52347490, 1> {0 0 0};
    %vpi_call 2 142 "$fdisplay", v0000016f5235f410_0, "Data Memory: 0x08 = %6d", &A<v0000016f52347490, 2> {0 0 0};
    %vpi_call 2 143 "$fdisplay", v0000016f5235f410_0, "Data Memory: 0x0C = %6d", &A<v0000016f52347490, 3> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v0000016f5235f410_0, "Data Memory: 0x10 = %6d", &A<v0000016f52347490, 4> {0 0 0};
    %vpi_call 2 145 "$fdisplay", v0000016f5235f410_0, "Data Memory: 0x14 = %6d", &A<v0000016f52347490, 5> {0 0 0};
    %vpi_call 2 146 "$fdisplay", v0000016f5235f410_0, "Data Memory: 0x18 = %6d", &A<v0000016f52347490, 6> {0 0 0};
    %vpi_call 2 147 "$fdisplay", v0000016f5235f410_0, "Data Memory: 0x1C = %6d", &A<v0000016f52347490, 7> {0 0 0};
    %vpi_call 2 149 "$fdisplay", v0000016f5235f410_0, "\012" {0 0 0};
    %load/vec4 v0000016f5235f370_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016f5235f370_0, 0, 32;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "Flush_Control.v";
    "Forwarding_Unit.v";
    "Hazard_Detection_Unit.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_Pipeline_Reg.v";
    "MUX_1bit.v";
    "MUX_2bit.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
    "WB_Pipeline_Reg.v";
    "branch_predictor.v";
