$date
	Tue Oct 15 23:43:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
0!
$end
#10
0"
#20
1"
#30
0"
#40
1"
#45
1#
#50
0"
#60
1!
1"
#70
0"
#80
1"
#90
0"
0#
#100
0!
1"
#110
0"
#120
1"
#130
0"
#135
