/* Copyright (c) 2010-2011, Code Aurora Forum. All rights reserved.
 * Copyright(C) 2013 Foxconn International Holdings, Ltd. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#include "msm_fb.h"
#include "mipi_dsi.h"
#include "mipi_orise.h"

static struct msm_panel_info pinfo;

/* MM-VH-DISPLAY-NICKI18*[ */
static struct mipi_dsi_phy_ctrl dsi_cmd_mode_phy_db = {
	/* DSIPHY_REGULATOR_CTRL */
	.regulator = {0x03, 0x0a, 0x04, 0x00, 0x20}, /* common 8960 */
	/* DSIPHY_CTRL */
	.ctrl = {0x5f, 0x00, 0x00, 0x10}, /* common 8960 */
	/* DSIPHY_STRENGTH_CTRL */
	.strength = {0xff, 0x00, 0x06, 0x00}, /* common 8960 */
	/* DSIPHY_TIMING_CTRL */
/* MM-VH-DISPLAY-NICKI17*[ */
	.timing = { 0x73, 0x26, 0x17,							/* panel specific tCLK-ZERO, tCLK-TRAIL, tCLK-PREPARE*/
				0,					 						/* DSIPHY_TIMING_CTRL_3 = 0 */
				0x3C, 0x46, 0x21, 0x2A, 0x1C, 0x03, 0x04}, 	/* panel specific tHS-EXIT, tHS-ZERO, tHS-PREPARE, tHS-TRAIL, tHS-RQST, tTA-SURE, tTA-GO, tTA-GET*/
/* MM-VH-DISPLAY-NICKI17*] */
	/* DSIPHY_PLL_CTRL */
	.pll = { 0x00, /* common 8960 */
	/* VCO */
/* MM-VH-DISPLAY-NICKI14*[ */
	0x80, 0x30 , 0xc0, /* panel specific */
/* MM-VH-DISPLAY-NICKI14*] */
	0x00, 0x10, 0x08, 0x62,
	0x71, 0x88, 0x99, /* Auto update by dsi-mipi driver */ 0x00, 0x14, 0x03, 0x00, 0x02, /* common 8960 */ 0x00, 0x20, 0x00, 0x01 }, /* common 8960 */
};

static int __init mipi_cmd_orise_pt_init(void)
{
	int ret;
	pr_info("[DISPLAY] +%s\n", __func__);

	pinfo.xres = 480;
	pinfo.yres = 854;
	pinfo.type = MIPI_CMD_PANEL;
	pinfo.pdest = DISPLAY_1;
	pinfo.wait_cycle = 0;
	pinfo.bpp = 24;

/* MM-VH-DISPLAY-NICKI14*[ */
	pinfo.lcdc.h_back_porch = 44;
	pinfo.lcdc.h_front_porch = 46;
	pinfo.lcdc.h_pulse_width = 4;
	pinfo.lcdc.v_back_porch = 16;
	pinfo.lcdc.v_front_porch = 15;
	pinfo.lcdc.v_pulse_width = 1;
/* MM-VH-DISPLAY-NICKI14*] */

	/* Make sure change this value after modified pinfo.pll*/

	pinfo.clk_rate = 400000000;
	pinfo.lcdc.border_clr = 0;	/* blk */
	pinfo.lcdc.underflow_clr = 0xf0;	/* blue */
	pinfo.lcdc.hsync_skew = 0;
	/* MM-KW-Backlight-02+{ */
	pinfo.bl_max = 255;
	/* MM-KW-Backlight-02-} */
	pinfo.bl_min = 1;
	pinfo.fb_num = 2;
	/* MM-KW-Logo-00+{ */
	pinfo.width = 50;
	pinfo.height = 89;
	/* MM-KW-Logo-00-} */
	pinfo.mipi.mode = DSI_CMD_MODE;
	pinfo.mipi.dst_format = DSI_CMD_DST_FORMAT_RGB888;
	pinfo.mipi.vc = 0;
	pinfo.mipi.rgb_swap = DSI_RGB_SWAP_RGB;
	pinfo.mipi.data_lane0 = TRUE;
	pinfo.mipi.data_lane1 = TRUE;
	pinfo.mipi.data_lane2 = FALSE;
	pinfo.mipi.data_lane3 = FALSE;
	pinfo.mipi.tx_eot_append = TRUE;
	pinfo.mipi.t_clk_post = 0x5;
	pinfo.mipi.t_clk_pre = 0x18;
	pinfo.mipi.stream = 0; /* dma_p */
	pinfo.mipi.mdp_trigger = DSI_CMD_TRIGGER_SW;
	pinfo.mipi.dma_trigger = DSI_CMD_TRIGGER_SW;
	pinfo.mipi.frame_rate = 60;
	pinfo.mipi.dsi_phy_db = &dsi_cmd_mode_phy_db;
	pinfo.mipi.dlane_swap = 0x01;
	//pinfo.lcdc.xres_pad = 0;
	//pinfo.lcdc.yres_pad = 0;
	pinfo.lcd.refx100 = 7000; /* adjust refx100 to prevent tearing */
	pinfo.mipi.te_sel = 1; /* TE from vsync gpio *///
	pinfo.mipi.interleave_max = 1;
	pinfo.mipi.insert_dcs_cmd = TRUE;
	pinfo.mipi.wr_mem_continue = 0x3c;
	pinfo.mipi.wr_mem_start = 0x2c;
	//pinfo.mipi.rx_eot_ignore = 0;
	pinfo.lcd.vsync_enable = TRUE;
	pinfo.lcd.hw_vsync_mode = TRUE;
	//pinfo.mipi.dsi_pclk_rate = 12000000;
	pinfo.mipi.esc_byte_ratio = 4;
/* MM-VH-DISPLAY-NICKI18*] */
	ret = mipi_orise_device_register(&pinfo, MIPI_DSI_PRIM,
						MIPI_DSI_PANEL_FWVGA_PT);
	if (ret)
		pr_err("%s: failed to register device!\n", __func__);

	return ret;
}

module_init(mipi_cmd_orise_pt_init);
