{"vcs1":{"timestamp_begin":1679577435.197998241, "rt":0.75, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1679577435.982597756, "rt":1.14, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1679577437.163599320, "rt":0.53, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679577434.926601158}
{"VCS_COMP_START_TIME": 1679577434.926601158}
{"VCS_COMP_END_TIME": 1679577438.481644293}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 341700}}
{"stitch_vcselab": {"peak_mem": 239084}}
