// Seed: 2187491347
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  ;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    input  tri1  id_2
    , id_8,
    input  wire  id_3,
    input  tri   id_4,
    output logic id_5,
    output uwire id_6
);
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  always_ff @(posedge 1) for (id_5 = id_2; id_3; id_8++) id_5 = -1 == -1;
  initial begin : LABEL_0
    disable id_9;
    id_5 = 1;
  end
endmodule
