Running: xsim.dir/uart_top__mp_adder_TB_behav/xsimk -simmode gui -wdb uart_top__mp_adder_TB_behav.wdb -simrunnum 0 -socket 34725
Design successfully loaded
Design Loading Memory Usage: 33264 KB (Peak: 33844 KB)
Design Loading CPU Usage: 20 ms
Simulation completed
Simulation Memory Usage: 115260 KB (Peak: 172532 KB)
Simulation CPU Usage: 20 ms
