{
  "processor": "IBM 486SLC2",
  "manufacturer": "IBM",
  "year": 1992,
  "schema_version": "1.0",
  "source": "IBM 486SLC2 Technical Reference",
  "base_architecture": "i80486",
  "base_timing_reference": "Intel 80486 Programmer's Reference Manual",
  "timing_notes": "IBM's 486-class chip for ThinkPad laptops; clock-doubled (2x25=50 MHz internal, 25 MHz bus); 16KB cache; 16-bit external bus adds memory penalty vs true 486DX",
  "instruction_count": 25,
  "instructions": [
    {"mnemonic": "ADD", "opcode": "0x01", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "O,S,Z,A,P,C", "notes": "Add register to register"},
    {"mnemonic": "SUB", "opcode": "0x29", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "O,S,Z,A,P,C", "notes": "Subtract register from register"},
    {"mnemonic": "AND", "opcode": "0x21", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "O,S,Z,P,C", "notes": "Logical AND"},
    {"mnemonic": "OR", "opcode": "0x09", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "O,S,Z,P,C", "notes": "Logical OR"},
    {"mnemonic": "CMP", "opcode": "0x39", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "O,S,Z,A,P,C", "notes": "Compare registers"},
    {"mnemonic": "MOV", "opcode": "0x89", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move register to register"},
    {"mnemonic": "MOV.IMM", "opcode": "0xB8", "bytes": 5, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate to register"},
    {"mnemonic": "MOV.LD", "opcode": "0x8B", "bytes": 2, "cycles": 1, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Load from memory; 1 cycle cache hit, extra cycles on 16-bit bus miss"},
    {"mnemonic": "MOV.ST", "opcode": "0x89", "bytes": 2, "cycles": 1, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Store to memory; 16-bit bus bottleneck on cache miss"},
    {"mnemonic": "PUSH", "opcode": "0x50", "bytes": 1, "cycles": 1, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register"},
    {"mnemonic": "POP", "opcode": "0x58", "bytes": 1, "cycles": 1, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop register"},
    {"mnemonic": "JMP", "opcode": "0xE9", "bytes": 5, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump near"},
    {"mnemonic": "Jcc", "opcode": "0x0F80", "bytes": 6, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Conditional jump (taken)"},
    {"mnemonic": "CALL", "opcode": "0xE8", "bytes": 5, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Call near"},
    {"mnemonic": "RET", "opcode": "0xC3", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return near"},
    {"mnemonic": "LOOP", "opcode": "0xE2", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Loop with count"},
    {"mnemonic": "IMUL", "opcode": "0x0FAF", "bytes": 3, "cycles": 12, "category": "multiply", "addressing_mode": "register", "flags_affected": "O,C", "notes": "Signed multiply; 12-42 cycles"},
    {"mnemonic": "MUL", "opcode": "0xF7", "bytes": 2, "cycles": 12, "category": "multiply", "addressing_mode": "register", "flags_affected": "O,C", "notes": "Unsigned multiply"},
    {"mnemonic": "DIV", "opcode": "0xF7", "bytes": 2, "cycles": 25, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide; 25-41 cycles"},
    {"mnemonic": "IDIV", "opcode": "0xF7", "bytes": 2, "cycles": 25, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide"},
    {"mnemonic": "SHL", "opcode": "0xD1", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "O,S,Z,P,C", "notes": "Shift left"},
    {"mnemonic": "LEA", "opcode": "0x8D", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load effective address"},
    {"mnemonic": "NOP", "opcode": "0x90", "bytes": 1, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "REP MOVSD", "opcode": "0xF3A5", "bytes": 2, "cycles": 3, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Repeat move dword; penalized by 16-bit bus"},
    {"mnemonic": "INVD", "opcode": "0x0F08", "bytes": 2, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Invalidate 16KB cache"}
  ]
}
