Timing Analyzer report for simple_operations
Mon Sep 07 22:19:13 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; simple_operations                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
;     Processor 3            ;   0.7%      ;
;     Processors 4-6         ;   0.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 147.6 MHz ; 147.6 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_clk ; -5.775 ; -306.931           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.307 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.000 ; -203.159                         ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.775 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 6.737      ;
; -4.925 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.442     ; 5.481      ;
; -4.906 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.442     ; 5.462      ;
; -4.775 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 5.745      ;
; -4.743 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.442     ; 5.299      ;
; -4.643 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 5.613      ;
; -4.624 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 5.594      ;
; -4.195 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.442     ; 4.751      ;
; -4.144 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.289      ; 5.471      ;
; -4.141 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.289      ; 5.468      ;
; -3.799 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.289      ; 5.126      ;
; -3.789 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.288      ; 5.115      ;
; -3.780 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.288      ; 5.106      ;
; -3.777 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.289      ; 5.104      ;
; -3.632 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.442     ; 4.188      ;
; -3.599 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.517      ;
; -3.597 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 4.521      ;
; -3.588 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.506      ;
; -3.569 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.487      ;
; -3.564 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.441     ; 4.121      ;
; -3.564 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 4.488      ;
; -3.559 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.477      ;
; -3.512 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                                                                             ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[4]                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 4.437      ;
; -3.511 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                                                                             ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                                                                              ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 4.436      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.482 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.400      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.477 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.395      ;
; -3.447 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[4]                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 4.372      ;
; -3.446 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                                                                              ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 4.371      ;
; -3.437 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.288      ; 4.763      ;
; -3.419 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 4.340      ;
; -3.418 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.288      ; 4.744      ;
; -3.417 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.441     ; 3.974      ;
; -3.416 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 4.337      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.316      ;
; -3.391 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 4.316      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.371 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.289      ;
; -3.367 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.285      ;
; -3.365 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 4.289      ;
; -3.356 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.274      ;
; -3.353 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.271      ;
; -3.351 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 4.275      ;
; -3.342 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.260      ;
; -3.338 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 4.262      ;
; -3.337 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.255      ;
; -3.335 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.253      ;
; -3.335 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.253      ;
; -3.335 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.253      ;
; -3.335 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.253      ;
; -3.335 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.253      ;
; -3.335 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.253      ;
; -3.335 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.253      ;
; -3.335 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.253      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.307 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.444      ; 0.973      ;
; 0.355 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.435      ; 1.012      ;
; 0.393 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.425      ; 1.040      ;
; 0.394 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.435      ; 1.051      ;
; 0.398 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.435      ; 1.055      ;
; 0.400 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.435      ; 1.057      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_rx_dv                     ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|o_tx_serial              ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.674      ;
; 0.426 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.692      ;
; 0.449 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.714      ;
; 0.455 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.425      ; 1.102      ;
; 0.466 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.732      ;
; 0.474 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.741      ;
; 0.476 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.742      ;
; 0.476 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.742      ;
; 0.483 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.750      ;
; 0.491 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.756      ;
; 0.562 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_cleanup                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.829      ;
; 0.582 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.444      ; 1.248      ;
; 0.586 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.444      ; 1.252      ;
; 0.605 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.444      ; 1.271      ;
; 0.609 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.444      ; 1.275      ;
; 0.612 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.444      ; 1.278      ;
; 0.618 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.444      ; 1.284      ;
; 0.622 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.444      ; 1.288      ;
; 0.630 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.897      ;
; 0.636 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.901      ;
; 0.637 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.902      ;
; 0.637 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.902      ;
; 0.643 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.911      ;
; 0.649 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.914      ;
; 0.649 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.914      ;
; 0.651 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.917      ;
; 0.657 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.923      ;
; 0.659 ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.496      ; 1.343      ;
; 0.661 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[0]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.436      ; 1.321      ;
; 0.666 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.931      ;
; 0.666 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.931      ;
; 0.666 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.933      ;
; 0.667 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[1]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.933      ;
; 0.667 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.933      ;
; 0.670 ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.936      ;
; 0.670 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.936      ;
; 0.671 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.431      ; 1.324      ;
; 0.671 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.937      ;
; 0.676 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.424      ; 1.322      ;
; 0.678 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.943      ;
; 0.681 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_cleanup      ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.946      ;
; 0.686 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.431      ; 1.339      ;
; 0.686 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.952      ;
; 0.691 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.956      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 162.79 MHz ; 162.79 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -5.143 ; -269.641          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.318 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -202.807                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.143 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 6.099      ;
; -4.326 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.394     ; 4.931      ;
; -4.323 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.394     ; 4.928      ;
; -4.210 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.394     ; 4.815      ;
; -4.176 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 5.160      ;
; -4.063 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 5.047      ;
; -4.060 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 5.044      ;
; -3.700 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.251      ; 4.981      ;
; -3.699 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.251      ; 4.980      ;
; -3.673 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.394     ; 4.278      ;
; -3.434 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.251      ; 4.715      ;
; -3.372 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.251      ; 4.653      ;
; -3.371 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.251      ; 4.652      ;
; -3.365 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.251      ; 4.646      ;
; -3.231 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.159      ;
; -3.223 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.151      ;
; -3.218 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 4.152      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.133      ;
; -3.203 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.394     ; 3.808      ;
; -3.195 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.123      ;
; -3.194 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 4.128      ;
; -3.175 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                                                                             ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[4]                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 4.110      ;
; -3.174 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                                                                             ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                                                                              ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 4.109      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.140 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.068      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.139 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.067      ;
; -3.123 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[4]                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 4.058      ;
; -3.122 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                                                                              ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 4.057      ;
; -3.107 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.393     ; 3.713      ;
; -3.100 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.251      ; 4.381      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.006      ;
; -3.039 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.251      ; 4.320      ;
; -3.021 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 3.956      ;
; -3.016 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 3.946      ;
; -3.015 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 3.945      ;
; -3.013 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.941      ;
; -3.012 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.940      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.933      ;
; -3.004 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.932      ;
; -3.000 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.393     ; 3.606      ;
; -3.000 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 3.934      ;
; -2.999 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 3.933      ;
; -2.987 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.915      ;
; -2.987 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.915      ;
; -2.987 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.915      ;
; -2.987 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.915      ;
; -2.987 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.915      ;
; -2.987 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.915      ;
; -2.987 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.915      ;
; -2.987 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.915      ;
; -2.987 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.915      ;
; -2.987 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.915      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.318 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.397      ; 0.916      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_dv                     ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|o_tx_serial              ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.388      ; 0.944      ;
; 0.355 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.608      ;
; 0.386 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.388      ; 0.978      ;
; 0.390 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.388      ; 0.979      ;
; 0.394 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.378      ; 0.973      ;
; 0.396 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.388      ; 0.985      ;
; 0.405 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.647      ;
; 0.429 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.672      ;
; 0.430 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.672      ;
; 0.439 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.681      ;
; 0.442 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.684      ;
; 0.444 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.687      ;
; 0.450 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.692      ;
; 0.452 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.378      ; 1.031      ;
; 0.516 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_cleanup                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.759      ;
; 0.530 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.397      ; 1.128      ;
; 0.532 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.397      ; 1.130      ;
; 0.562 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.397      ; 1.160      ;
; 0.563 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.397      ; 1.161      ;
; 0.578 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.397      ; 1.176      ;
; 0.578 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.397      ; 1.176      ;
; 0.582 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.397      ; 1.180      ;
; 0.582 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.823      ;
; 0.584 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.825      ;
; 0.585 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.829      ;
; 0.588 ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.833      ;
; 0.594 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.835      ;
; 0.594 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.835      ;
; 0.599 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.842      ;
; 0.601 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.844      ;
; 0.604 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[0]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.848      ;
; 0.608 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.388      ; 1.198      ;
; 0.609 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.852      ;
; 0.609 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.851      ;
; 0.610 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[1]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.852      ;
; 0.611 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.853      ;
; 0.613 ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.856      ;
; 0.621 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.863      ;
; 0.622 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.244      ;
; 0.622 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_cleanup      ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.864      ;
; 0.627 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.869      ;
; 0.631 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.873      ;
; 0.635 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.878      ;
; 0.637 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.377      ; 1.215      ;
; 0.652 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.384      ; 1.237      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -2.138 ; -87.705           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.115 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -159.800                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.138 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.053     ; 3.094      ;
; -1.669 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 2.428      ;
; -1.665 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 2.424      ;
; -1.606 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 2.560      ;
; -1.584 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.137      ; 2.730      ;
; -1.581 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.137      ; 2.727      ;
; -1.542 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 2.496      ;
; -1.538 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 2.492      ;
; -1.513 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 2.272      ;
; -1.416 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.137      ; 2.562      ;
; -1.403 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.136      ; 2.548      ;
; -1.402 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.137      ; 2.548      ;
; -1.400 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.136      ; 2.545      ;
; -1.317 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 2.076      ;
; -1.235 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.181      ;
; -1.233 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.136      ; 2.378      ;
; -1.229 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.175      ;
; -1.222 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.168      ;
; -1.221 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.136      ; 2.366      ;
; -1.219 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 2.168      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.217 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.163      ;
; -1.214 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.160      ;
; -1.209 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 2.158      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.191 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.137      ;
; -1.187 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                                                                             ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[4]                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 2.138      ;
; -1.185 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                                                                             ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                                                                              ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 2.136      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.117      ;
; -1.166 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 2.115      ;
; -1.166 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[4]                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 2.117      ;
; -1.164 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                                                                              ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 2.115      ;
; -1.163 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 2.112      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.096      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.095      ;
; -1.138 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 2.087      ;
; -1.132 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.078      ;
; -1.126 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                           ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.072      ;
; -1.126 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.072      ;
; -1.126 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.072      ;
; -1.126 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.072      ;
; -1.126 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.072      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.115 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.230      ; 0.449      ;
; 0.149 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.223      ; 0.476      ;
; 0.165 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.223      ; 0.493      ;
; 0.171 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.223      ; 0.498      ;
; 0.174 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.210      ; 0.488      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_rx_dv                     ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|o_tx_serial              ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.314      ;
; 0.193 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.317      ;
; 0.200 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.210      ; 0.514      ;
; 0.203 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.328      ;
; 0.209 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.333      ;
; 0.216 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.340      ;
; 0.217 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.341      ;
; 0.219 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.344      ;
; 0.223 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.347      ;
; 0.224 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.349      ;
; 0.246 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.231      ; 0.581      ;
; 0.250 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.231      ; 0.585      ;
; 0.253 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_cleanup                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.378      ;
; 0.260 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.230      ; 0.594      ;
; 0.261 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.230      ; 0.595      ;
; 0.261 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.230      ; 0.595      ;
; 0.263 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.231      ; 0.598      ;
; 0.266 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.231      ; 0.601      ;
; 0.275 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.401      ;
; 0.282 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.408      ;
; 0.288 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.412      ;
; 0.289 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.415      ;
; 0.293 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.626      ;
; 0.300 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[0]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.229      ; 0.616      ;
; 0.303 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.427      ;
; 0.305 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[1]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.432      ;
; 0.309 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.213      ; 0.626      ;
; 0.310 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.435      ;
; 0.312 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_cleanup      ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.436      ;
; 0.313 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.210      ; 0.627      ;
; 0.316 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.213      ; 0.633      ;
; 0.317 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.441      ;
; 0.319 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.443      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.775   ; 0.115 ; N/A      ; N/A     ; -3.000              ;
;  i_clk           ; -5.775   ; 0.115 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -306.931 ; 0.0   ; 0.0      ; 0.0     ; -203.159            ;
;  i_clk           ; -306.931 ; 0.000 ; N/A      ; N/A     ; -203.159            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_rx_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_rx_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_rst                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rd_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst_sync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_wr_tx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rx                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_rx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_rx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_tx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_tx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_rx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_rx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_tx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_rx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_rx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_tx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 2924     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 2924     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 66    ; 66   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 117   ; 117  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_rd_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_sync ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_wr_tx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_data[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_rd_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_sync ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_wr_tx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_data[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Sep 07 22:19:11 2020
Info: Command: quartus_sta simple_operations -c simple_operations
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'simple_operations.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.775            -306.931 i_clk 
Info (332146): Worst-case hold slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -203.159 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.143            -269.641 i_clk 
Info (332146): Worst-case hold slack is 0.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.318               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -202.807 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.138             -87.705 i_clk 
Info (332146): Worst-case hold slack is 0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.115               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -159.800 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Mon Sep 07 22:19:13 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


