

================================================================
== Vitis HLS Report for 'load'
================================================================
* Date:           Mon Feb 10 13:35:45 2025

* Version:        2024.2.1 (Build 5263293 on Dec 12 2024)
* Project:        harness
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.03 ns|  2.212 ns|     0.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.13>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%inputNumList_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputNumList"   --->   Operation 5 'read' 'inputNumList_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%numEvents_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %numEvents"   --->   Operation 6 'read' 'numEvents_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %numEvents_read" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 7 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.13ns)   --->   "%call_ln54 = call void @load_Pipeline_VITIS_LOOP_54_1, i31 %trunc_ln54, i64 %inputNumList_read, i1024 %gmem0, i32 %numStream, i32 %nums_1" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 8 'call' 'call_ln54' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln54 = call void @load_Pipeline_VITIS_LOOP_54_1, i31 %trunc_ln54, i64 %inputNumList_read, i1024 %gmem0, i32 %numStream, i32 %nums_1" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 9 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.94>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%inFeatureList_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inFeatureList"   --->   Operation 10 'read' 'inFeatureList_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%fence_ln0 = fence void @_ssdm_op_Fence, i32 %numStream, i32 4294967295, i296 %inputStream_0, i296 %inputStream_1"   --->   Operation 11 'fence' 'fence_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%empty = shl i32 %numEvents_read, i32 4"   --->   Operation 12 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %inFeatureList_read" [../src/harness.cpp:61->../src/harness.cpp:149]   --->   Operation 13 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.57ns)   --->   "%empty_57 = icmp_ne  i7 %trunc_ln61, i7 0" [../src/harness.cpp:61->../src/harness.cpp:149]   --->   Operation 14 'icmp' 'empty_57' <Predicate = true> <Delay = 0.57> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.28ns)   --->   "%p_cast5_i_cast = select i1 %empty_57, i2 3, i2 2" [../src/harness.cpp:61->../src/harness.cpp:149]   --->   Operation 15 'select' 'p_cast5_i_cast' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln61, i3 0" [../src/harness.cpp:61->../src/harness.cpp:149]   --->   Operation 16 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%fence_ln61 = fence void @_ssdm_op_Fence, i32 %numStream, i32 4294967295, i296 %inputStream_0, i296 %inputStream_1" [../src/harness.cpp:61->../src/harness.cpp:149]   --->   Operation 17 'fence' 'fence_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (1.09ns)   --->   "%call_ln61 = call void @load_Pipeline_VITIS_LOOP_61_2, i32 %empty, i10 %tmp_s, i64 %inFeatureList_read, i1024 %gmem0, i2 %p_cast5_i_cast, i296 %inputStream_0, i296 %inputStream_1, i7 %trunc_ln61, i32 %nums_1" [../src/harness.cpp:61->../src/harness.cpp:149]   --->   Operation 18 'call' 'call_ln61' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %numEvents, void "   --->   Operation 19 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numStream, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %inputStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %inputStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %gmem0, void @empty_0, i32 0, i32 0, void @empty_24, i32 64, i32 2, void @empty_23, void @empty_22, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln61 = call void @load_Pipeline_VITIS_LOOP_61_2, i32 %empty, i10 %tmp_s, i64 %inFeatureList_read, i1024 %gmem0, i2 %p_cast5_i_cast, i296 %inputStream_0, i296 %inputStream_1, i7 %trunc_ln61, i32 %nums_1" [../src/harness.cpp:61->../src/harness.cpp:149]   --->   Operation 24 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln149 = ret" [../src/harness.cpp:149]   --->   Operation 25 'ret' 'ret_ln149' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.030ns, clock uncertainty: 0.818ns.

 <State 1>: 1.131ns
The critical path consists of the following:
	wire read operation ('inputNumList_read') on port 'inputNumList' [11]  (0.000 ns)
	'call' operation 0 bit ('call_ln54', ../src/harness.cpp:54->../src/harness.cpp:149) to 'load_Pipeline_VITIS_LOOP_54_1' [18]  (1.131 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.949ns
The critical path consists of the following:
	wire read operation ('inFeatureList_read') on port 'inFeatureList' [10]  (0.000 ns)
	'icmp' operation 1 bit ('empty_57', ../src/harness.cpp:61->../src/harness.cpp:149) [22]  (0.573 ns)
	'select' operation 2 bit ('p_cast5_i_cast', ../src/harness.cpp:61->../src/harness.cpp:149) [23]  (0.284 ns)
	'call' operation 0 bit ('call_ln61', ../src/harness.cpp:61->../src/harness.cpp:149) to 'load_Pipeline_VITIS_LOOP_61_2' [26]  (1.092 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
