// Seed: 4036699724
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri0 id_5
);
  wire id_7;
  assign module_1.id_3 = 0;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    input  wor   id_2,
    input  wor   id_3
);
  tri id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_1
  );
  assign id_5 = -1;
endmodule
module module_2 (
    output tri id_0,
    output supply0 id_1,
    input tri id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    output wire id_6
);
  assign id_1 = -1'h0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
