module wptr_handler #(parameter PTR_WIDTH=3) (
  input logic wclk, wrst_n, w_en,
  input logic [PTR_WIDTH:0] g_rptr_sync, b_rptr_sync,
  output logic [PTR_WIDTH:0] b_wptr, g_wptr,
  output logic full, full_3_4
);

  logic [PTR_WIDTH:0] b_wptr_next;
  logic [PTR_WIDTH:0] g_wptr_next;
   
  logic wrap_around;
  wire wfull, wfull_3_4;
  
  assign b_wptr_next = b_wptr+(w_en & !full);
  assign g_wptr_next = (b_wptr_next >>1)^b_wptr_next;
  
  always_ff @(posedge wclk or negedge wrst_n) begin
    if(!wrst_n) begin
      b_wptr <= 0; // set default value
      g_wptr <= 0;
    end
    else begin
      b_wptr <= b_wptr_next; // incr binary write pointer
      g_wptr <= g_wptr_next; // incr gray write pointer
    end
  end
  
  always_ff @(posedge wclk or negedge wrst_n) begin
    if(!wrst_n) begin
      full <= 0;
      full_3_4 <= 0;
    end 
    else 
    begin
      full <= wfull;
      full_3_4 <= wfull_3_4;
    end
  end

  assign wfull = (g_wptr_next == {~g_rptr_sync[PTR_WIDTH:PTR_WIDTH-1], g_rptr_sync[PTR_WIDTH-2:0]});
  assign wfull_3_4 = (b_wptr - b_rptr_sync) >= 384;

endmodule