[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  31554       tick          5282          1290           347          5282 
      2  31554       tick           119             2             2           119 
      3  31554       tick           110             1             0           110 
      4  31554       tick           107             0             0           107 
      5  31554       tick           108             0             0           108 
      6  31554       tick           115             0             0           115 
      7  31554       tick           109             0             0           109 
      8  31554       tick           106             0             0           106 
      9  31554       tick           104             0             0           104 
     10  31554       tick           112             0             0           112 
     11  31554       tick           150             1             0           150 
     12  31554       tick           124             0             1           124 
     13  31554       tick           102             0             0           102 
     14  31554       tick           101             0             0           101 
     15  31554       tick           101             0             0           101 
     16  31554       tick            94             0             0            94 
     17  31554       tick           100             0             0           100 
     18  31554       tick            99             0             0            99 
     19  31554       tick           106             0             0           106 
     20  31554       tick           107             0             0           107 
     21  31554       tick           112             0             0           112 
     22  31554       tick           115             0             1           115 
     23  31554       tick           124             0             1           124 
     24  31554       tick           109             0             0           109 
     25  31554       tick           106             0             0           106 
     26  31554       tick           100             0             0           100 
     27  31554       tick            97             0             0            97 
     28  31554       tick           101             0             0           101 
     29  31554       tick           114             0             0           114 
     30  31554       tick            97             0             0            97 
     31  31554       tick           137             0             0           137 
     32  31554       tick           111             0             0           111 
     33  31554       tick           111             1             0           111 
     34  31554       tick           106             0             0           106 
     35  31554       tick           103             0             0           103 
     36  31554       tick           114             0             0           114 
     37  31554       tick           110             0             0           110 
     38  31554       exit           350           111             4           350 
