Synthesis report
Thu Dec  7 14:40:21 2023
Quartus Prime Version 23.3.0 Build 104 09/20/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis Partition Summary
  5. Parameter Settings for Top-Level Entity
  6. Partition "root_partition" Resource Utilization by Entity
  7. State Machine - Summary
  8. State Machine - state
  9. Registers Removed During Synthesis
 10. General Register Statistics for Partition "root_partition"
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Preserve for Debug Assignments for Partition "root_partition"
 14. Post-Synthesis Netlist Statistics for Partition "root_partition"
 15. Synthesis Resource Usage Summary for Partition "root_partition"
 16. Verilog Macro Usage
 17. Warnings for ../rtl/mapping/memory/similarity/SimilarityDirectMapper.sv
 18. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Thu Dec  7 14:40:20 2023 ;
; Revision Name         ; hdl                                   ;
; Top-level Entity Name ; SimilarityDirectMapper                ;
; Family                ; Cyclone 10 GX                         ;
+-----------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                                  ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                          ; Setting                 ; Default Value           ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                                          ; 10CX220YF780I5G         ;                         ;
; Top-level entity name                                                           ; SimilarityDirectMapper  ; hdl                     ;
; Family name                                                                     ; Cyclone 10 GX           ; Cyclone 10 GX           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                      ;
; Enable compact report table                                                     ; Off                     ; Off                     ;
; Design Assistant include IP blocks                                              ; Off                     ; Off                     ;
; High fanout net threshold for RAM inference                                     ; 15                      ; 15                      ;
; Design Assistant limit on reported violations per rule                          ; 5000                    ; 5000                    ;
; Optimization Mode                                                               ; Balanced                ; Balanced                ;
; Allow Register Merging                                                          ; On                      ; On                      ;
; Allow Register Duplication                                                      ; On                      ; On                      ;
; Allow Register Retiming                                                         ; On                      ; On                      ;
; Allow RAM Retiming                                                              ; Off                     ; Off                     ;
; Allow DSP Retiming                                                              ; Off                     ; Off                     ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                    ;
; Waive gated clock synchronizer check                                            ; On                      ; On                      ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                     ;
; Preserve fewer node names                                                       ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto                    ; Auto                    ;
; Safe State Machine                                                              ; Auto                    ; Auto                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                     ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                      ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                      ; On                      ;
; Power-Up Don't Care                                                             ; On                      ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                      ; On                      ; On                      ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                      ; On                      ;
; Optimization Technique                                                          ; Balanced                ; Balanced                ;
; Auto Open-Drain Pins                                                            ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                     ;
; Auto ROM Replacement                                                            ; On                      ; On                      ;
; Auto RAM Replacement                                                            ; On                      ; On                      ;
; Auto DSP Block Replacement                                                      ; On                      ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                      ;
; Strict RAM Replacement                                                          ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                     ;
; Auto Resource Sharing                                                           ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                      ; On                      ;
; Report Propagation of Constraints                                               ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                               ; Level2                  ; Level2                  ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                     ; 100                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                    ;
; Number of Optimized Away Hierarchies Reported in Synthesis Report               ; 100                     ; 100                     ;
; Group Identical Hierarchies in Optimized Away Hierarchies Report                ; On                      ; On                      ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                     ;
; Clock MUX Protection                                                            ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                     ;
; Block Design Naming                                                             ; Auto                    ; Auto                    ;
; SDC constraint protection                                                       ; Off                     ; Off                     ;
; Optimization and Constraint Precedence                                          ; Prioritize Optimization ; Prioritize Optimization ;
; Synthesis Effort                                                                ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                      ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                     ;
; Disable DSP Negate Inferencing                                                  ; Off                     ; Off                     ;
; Report Parameter Settings                                                       ; On                      ; On                      ;
; Report Parameter Settings to ASCII                                              ; On                      ; On                      ;
; Report Source Assignments                                                       ; On                      ; On                      ;
; Report Source Assignments to ASCII                                              ; On                      ; On                      ;
; Report Resource Utilization by Entity to ASCII                                  ; On                      ; On                      ;
; Size of the Latch Report                                                        ; 100                     ; 100                     ;
; Enable VHDL static assertion support                                            ; Off                     ; Off                     ;
; Enable SystemVerilog static assertion support                                   ; Off                     ; Off                     ;
; Enable State Machines Inference                                                 ; On                      ; On                      ;
; Allow RAMs Inferred In Generate-For Loop For Verilog                            ; Off                     ; Off                     ;
; Enable formal verification support during compilation                           ; Off                     ; Off                     ;
; Size of the PR Initial Conditions Report                                        ; 100                     ; 100                     ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                     ; 500                     ;
; Report PR Initial Values as Errors                                              ; Off                     ; Off                     ;
; Fractal Synthesis                                                               ; Off                     ; Off                     ;
; Synthesis Available Resource Multiplier                                         ; 1                       ; 1                       ;
; Message Level for Unconnected Output Ports                                      ; Warning                 ; Warning                 ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto                    ; Auto                    ;
; Initialize Verilog enums to X                                                   ; Off                     ; Off                     ;
; Enable dynamic report                                                           ; Off                     ; Off                     ;
; Show Collapsible Rows in Ascii Report for Warning Summary Reports               ; On                      ; On                      ;
; Enable preserve for debug assignments                                           ; Off                     ; Off                     ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                                           ; File Type                                       ; File Name with Absolute Path                                                                                                                                           ; Library                  ; IP Source                           ; MD5                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------+----------------------------------+
; ../rtl/similarity/cosine_similarity/CosineSimilarity_State.h                                                                               ; User-Specified File                             ; D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_State.h                                                                               ;                          ;                                     ; 6a75c0dd1b0e6b6ee0236cf00f99429e ;
; ../rtl/mapping/kernel/BindKernelMapper_State.h                                                                                             ; User-Specified File                             ; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper_State.h                                                                                             ;                          ;                                     ; 7fdec74ee2e47045bb5f2f07ee73f7d5 ;
; ../rtl/mapping/memory/bind/BindDirectMapper_State.h                                                                                        ; User-Specified File                             ; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper_State.h                                                                                        ;                          ;                                     ; bad3a3beb3e509ab3d8543ad55dcaf2a ;
; ../rtl/mapping/memory/bundle/BundleLinearMapper_State.h                                                                                    ; User-Specified File                             ; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper_State.h                                                                                    ;                          ;                                     ; 0598627dd3f86086354541c9acc5afcd ;
; ../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h                                                                     ; User-Specified File                             ; D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h                                                                     ;                          ;                                     ; f90d0b598373a84d2b05ec32ad9488f5 ;
; ../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv                                                                        ; User-Specified SystemVerilog HDL File           ; D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv                                                                        ;                          ;                                     ; ad5387101ecf93b3b0d191e7a1735c08 ;
; ../rtl/floating_point/fp_add.ip                                                                                                            ; User-Specified IP File                          ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add.ip                                                                                                            ;                          ;                                     ; 19dc4084c8e775bcedc220f1e1bc411d ;
; ../rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd                                                      ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd                                                      ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_add.ip     ; 0d452ce175c471c7cd001a454c77d335 ;
; ../rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd                                                              ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd                                                              ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_add.ip     ; f8c9cdc2c6a0cc87f0c9067934f77b8c ;
; ../rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd                                    ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd                                    ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_add.ip     ; 5ef39dd86b79cc1f644457740c490b69 ;
; ../rtl/floating_point/fp_add/synth/fp_add.v                                                                                                ; User-Specified Verilog HDL File                 ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/synth/fp_add.v                                                                                                ; fp_add                   ; ../rtl/floating_point/fp_add.ip     ; 743ce387db9356dd805da474759c6014 ;
; ../rtl/floating_point/fp_compare.ip                                                                                                        ; User-Specified IP File                          ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare.ip                                                                                                        ;                          ;                                     ; 8180730263b8490e2ee0c0258b9d2f05 ;
; ../rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd                                                  ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd                                                  ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_compare.ip ; 0d452ce175c471c7cd001a454c77d335 ;
; ../rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd                                                          ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd                                                          ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_compare.ip ; f8c9cdc2c6a0cc87f0c9067934f77b8c ;
; ../rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/fp_compare_altera_fp_functions_1917_bazjwmi.vhd                            ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/fp_compare_altera_fp_functions_1917_bazjwmi.vhd                            ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_compare.ip ; c9fab2961d7494c3ef685fa223255e9e ;
; ../rtl/floating_point/fp_compare/synth/fp_compare.v                                                                                        ; User-Specified Verilog HDL File                 ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/synth/fp_compare.v                                                                                        ; fp_compare               ; ../rtl/floating_point/fp_compare.ip ; ae81433dd5fd33e372da4ee4b0133720 ;
; ../rtl/mapping/memory/bundle/BundleLinearMapper.sv                                                                                         ; User-Specified SystemVerilog HDL File           ; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv                                                                                         ;                          ;                                     ; 6b4461ef653e8daaa4a2b3be1fac1e08 ;
; ../rtl/mapping/kernel/BundleKernelMapper.sv                                                                                                ; User-Specified SystemVerilog HDL File           ; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv                                                                                                ;                          ;                                     ; a9e48808ea83f961bc2c46756c1da989 ;
; ../rtl/mapping/kernel/BundleKernelGenerator.sv                                                                                             ; User-Specified SystemVerilog HDL File           ; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelGenerator.sv                                                                                             ;                          ;                                     ; fac7fb584ce79f8d8224a7e6fec6e6ab ;
; ../rtl/binding/element_multiplication/ElementMultiplication_F.sv                                                                           ; User-Specified SystemVerilog HDL File           ; D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv                                                                           ;                          ;                                     ; a2b19a330414cff2e8088de5bd7cd76a ;
; ../rtl/floating_point/fp_mult.ip                                                                                                           ; User-Specified IP File                          ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult.ip                                                                                                           ;                          ;                                     ; 8c68a9fbf8046cfb4128bbb6ae8f88b5 ;
; ../rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library_package.vhd                                                     ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library_package.vhd                                                     ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_mult.ip    ; 0d452ce175c471c7cd001a454c77d335 ;
; ../rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library.vhd                                                             ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library.vhd                                                             ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_mult.ip    ; f8c9cdc2c6a0cc87f0c9067934f77b8c ;
; ../rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/fp_mult_altera_fp_functions_1917_ebne4uy.vhd                                  ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/fp_mult_altera_fp_functions_1917_ebne4uy.vhd                                  ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_mult.ip    ; da8630865cc08e52ff0c835fc047e292 ;
; ../rtl/floating_point/fp_mult/synth/fp_mult.v                                                                                              ; User-Specified Verilog HDL File                 ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/synth/fp_mult.v                                                                                              ; fp_mult                  ; ../rtl/floating_point/fp_mult.ip    ; e0ced83d13b773bcd23a7c53020f6341 ;
; ../rtl/mapping/memory/bind/BindDirectMapper.sv                                                                                             ; User-Specified SystemVerilog HDL File           ; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv                                                                                             ;                          ;                                     ; 84b98feef64a896a95f0a9d2398cd291 ;
; ../rtl/mapping/kernel/BindKernelMapper.sv                                                                                                  ; User-Specified SystemVerilog HDL File           ; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv                                                                                                  ;                          ;                                     ; d3b6e3ce77d67840abfa34803124fe0d ;
; ../rtl/mapping/kernel/BindKernelGenerator.sv                                                                                               ; User-Specified SystemVerilog HDL File           ; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelGenerator.sv                                                                                               ;                          ;                                     ; 6f85acbab940e5652c1b174fbaced089 ;
; ../rtl/similarity/cosine_similarity/CosineSimilarity_F.sv                                                                                  ; User-Specified SystemVerilog HDL File           ; D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv                                                                                  ;                          ;                                     ; 63c649c25771f8085c6aba1ddeab74c6 ;
; ../rtl/floating_point/fp_div.ip                                                                                                            ; User-Specified IP File                          ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div.ip                                                                                                            ;                          ;                                     ; 72a5b9f39c48634d00fecaaa98c711dc ;
; ../rtl/floating_point/fp_div/altera_fp_functions_1917/synth/fp_div_altera_fp_functions_1917_ugoptdy_memoryC0_uid146_invTables_lutmem.hex   ; User-Specified Hexadecimal (Intel-Format) File  ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/fp_div_altera_fp_functions_1917_ugoptdy_memoryC0_uid146_invTables_lutmem.hex   ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_div.ip     ; 91b8a0114b26063b0b418808dd0d34e8 ;
; ../rtl/floating_point/fp_div/altera_fp_functions_1917/synth/fp_div_altera_fp_functions_1917_ugoptdy_memoryC1_uid149_invTables_lutmem.hex   ; User-Specified Hexadecimal (Intel-Format) File  ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/fp_div_altera_fp_functions_1917_ugoptdy_memoryC1_uid149_invTables_lutmem.hex   ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_div.ip     ; db3afd43fc2e74b90edd221ff99cee14 ;
; ../rtl/floating_point/fp_div/altera_fp_functions_1917/synth/fp_div_altera_fp_functions_1917_ugoptdy_memoryC2_uid152_invTables_lutmem.hex   ; User-Specified Hexadecimal (Intel-Format) File  ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/fp_div_altera_fp_functions_1917_ugoptdy_memoryC2_uid152_invTables_lutmem.hex   ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_div.ip     ; 2f062baa7266c4b322e567fc7c2f4385 ;
; ../rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library_package.vhd                                                      ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library_package.vhd                                                      ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_div.ip     ; 0d452ce175c471c7cd001a454c77d335 ;
; ../rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library.vhd                                                              ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library.vhd                                                              ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_div.ip     ; f8c9cdc2c6a0cc87f0c9067934f77b8c ;
; ../rtl/floating_point/fp_div/altera_fp_functions_1917/synth/fp_div_altera_fp_functions_1917_ugoptdy.vhd                                    ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/fp_div_altera_fp_functions_1917_ugoptdy.vhd                                    ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_div.ip     ; ebb61be0c9b35f6bebdbd7d018620f27 ;
; ../rtl/floating_point/fp_div/synth/fp_div.v                                                                                                ; User-Specified Verilog HDL File                 ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/synth/fp_div.v                                                                                                ; fp_div                   ; ../rtl/floating_point/fp_div.ip     ; 90ce3be87fb345a935d452128e23abf9 ;
; ../rtl/floating_point/fp_sqrt.ip                                                                                                           ; User-Specified IP File                          ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt.ip                                                                                                           ;                          ;                                     ; 58732ebc20161df7063adb132dea21ba ;
; ../rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/fp_sqrt_altera_fp_functions_1917_hchdkjq_memoryC0_uid62_sqrtTables_lutmem.hex ; User-Specified Hexadecimal (Intel-Format) File  ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/fp_sqrt_altera_fp_functions_1917_hchdkjq_memoryC0_uid62_sqrtTables_lutmem.hex ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_sqrt.ip    ; 9d79f0fcc6ae35db1b7897e885f7466f ;
; ../rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/fp_sqrt_altera_fp_functions_1917_hchdkjq_memoryC1_uid65_sqrtTables_lutmem.hex ; User-Specified Hexadecimal (Intel-Format) File  ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/fp_sqrt_altera_fp_functions_1917_hchdkjq_memoryC1_uid65_sqrtTables_lutmem.hex ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_sqrt.ip    ; d180685bf5a1fb4d2471ff36b8023e8c ;
; ../rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/fp_sqrt_altera_fp_functions_1917_hchdkjq_memoryC2_uid68_sqrtTables_lutmem.hex ; User-Specified Hexadecimal (Intel-Format) File  ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/fp_sqrt_altera_fp_functions_1917_hchdkjq_memoryC2_uid68_sqrtTables_lutmem.hex ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_sqrt.ip    ; 275fffc9c158d9561ae18a1f69918dac ;
; ../rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library_package.vhd                                                     ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library_package.vhd                                                     ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_sqrt.ip    ; 0d452ce175c471c7cd001a454c77d335 ;
; ../rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library.vhd                                                             ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library.vhd                                                             ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_sqrt.ip    ; f8c9cdc2c6a0cc87f0c9067934f77b8c ;
; ../rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/fp_sqrt_altera_fp_functions_1917_hchdkjq.vhd                                  ; User-Specified VHDL File                        ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/fp_sqrt_altera_fp_functions_1917_hchdkjq.vhd                                  ; altera_fp_functions_1917 ; ../rtl/floating_point/fp_sqrt.ip    ; a3c783932da90a0c3ed8c1c20578b07e ;
; ../rtl/floating_point/fp_sqrt/synth/fp_sqrt.v                                                                                              ; User-Specified Verilog HDL File                 ; D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/synth/fp_sqrt.v                                                                                              ; fp_sqrt                  ; ../rtl/floating_point/fp_sqrt.ip    ; 108729d84bba9a327c6a5f293da072fe ;
; ../rtl/mapping/memory/similarity/SimilarityDirectMapper.sv                                                                                 ; User-Specified SystemVerilog HDL File           ; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv                                                                                 ;                          ;                                     ; 9012bb702a4bb90816fd059b61c48a7f ;
; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper_State.h                                                               ; Included File                                   ; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper_State.h                                                                                           ;                          ;                                     ; dbd581eb6320c35531ee61e72a05721a ;
; D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_State.h                                            ; Included File                                   ; D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_State.h                                                                        ;                          ;                                     ; e0c2a03ae09388028a925e7657c2cc7f ;
; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper_State.h                                                ; Included File                                   ; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper_State.h                                                                            ;                          ;                                     ; 934f4e5cf96fa76bdc10def4a27f5657 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+-------------------------------------------------+
; Parameter Settings for Top-Level Entity         ;
+------------------------+-------+----------------+
; Parameter Name         ; Value ; Type           ;
+------------------------+-------+----------------+
; HV_ADDRESS_WIDTH       ; 20    ; Signed Integer ;
; HV_DATA_WIDTH          ; 32    ; Signed Integer ;
; MAX_HYPERVECTOR_LENGTH ; 4     ; Signed Integer ;
+------------------------+-------+----------------+
All Instances:
<top>



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                  ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+------------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name ; Entity Name            ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+------------------------+--------------+
; |                          ; 189 (189)           ; 81 (81)                   ; 0                 ; 0          ; 386  ; 0            ; 0 (0)  ; |                   ; SimilarityDirectMapper ; altera_work  ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------+
; State Machine - Summary                                           ;
+-------+------------------+------------+----------------+----------+
; Name  ; Number of States ; Using aclr ; Encoding Style ; Safeness ;
+-------+------------------+------------+----------------+----------+
; state ; 7                ; Yes        ; One-Hot        ; Not Safe ;
+-------+------------------+------------+----------------+----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - state                                                                                                                         ;
+---------------------+---------------------+----------------+----------------+----------------+----------------+----------------+--------------+
; Name                ; state.S_DATA_WAIT_0 ; state.S_MAPA_0 ; state.S_MAPA_1 ; state.S_MAPA_4 ; state.S_MAPA_3 ; state.S_MAPA_2 ; state.S_IDLE ;
+---------------------+---------------------+----------------+----------------+----------------+----------------+----------------+--------------+
; state.S_IDLE        ; 0                   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ;
; state.S_MAPA_2      ; 0                   ; 0              ; 0              ; 0              ; 0              ; 1              ; 1            ;
; state.S_MAPA_3      ; 0                   ; 0              ; 0              ; 0              ; 1              ; 0              ; 1            ;
; state.S_MAPA_4      ; 0                   ; 0              ; 0              ; 1              ; 0              ; 0              ; 1            ;
; state.S_MAPA_1      ; 0                   ; 0              ; 1              ; 0              ; 0              ; 0              ; 1            ;
; state.S_MAPA_0      ; 0                   ; 1              ; 0              ; 0              ; 0              ; 0              ; 1            ;
; state.S_DATA_WAIT_0 ; 1                   ; 0              ; 0              ; 0              ; 0              ; 0              ; 1            ;
+---------------------+---------------------+----------------+----------------+----------------+----------------+----------------+--------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state~0                               ; Lost fanout        ;
; state~1                               ; Lost fanout        ;
; state~2                               ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 81          ;
; Number of registers using Synchronous Clear  ; 20          ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 81          ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 73          ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; address[0]~reg0                         ; 1       ;
; address[1]~reg0                         ; 1       ;
; address[2]~reg0                         ; 1       ;
; address[3]~reg0                         ; 1       ;
; address[4]~reg0                         ; 1       ;
; address[5]~reg0                         ; 1       ;
; address[6]~reg0                         ; 1       ;
; address[7]~reg0                         ; 1       ;
; address[8]~reg0                         ; 1       ;
; address[9]~reg0                         ; 1       ;
; address[10]~reg0                        ; 1       ;
; address[11]~reg0                        ; 1       ;
; address[12]~reg0                        ; 1       ;
; address[13]~reg0                        ; 1       ;
; address[14]~reg0                        ; 1       ;
; address[15]~reg0                        ; 1       ;
; address[16]~reg0                        ; 1       ;
; address[17]~reg0                        ; 1       ;
; address[18]~reg0                        ; 1       ;
; address[19]~reg0                        ; 1       ;
; done~reg0                               ; 2       ;
; Total number of inverted registers = 21 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; Select_41                  ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+


+---------------------------------------------------------------+
; Preserve for Debug Assignments for Partition "root_partition" ;
+------+--------+-----------------------------------------------+
; Name ; Status ; Notes                                         ;
+------+--------+-----------------------------------------------+
Notes: Table created because there is an active PRESERVE_FOR_DEBUG_ENABLE in the project, even though there are no tagged names within the partition.


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 386                                     ;
; cyclone10gx_ff         ; 81                                      ;
;     CLR                ; 8                                       ;
;     ENA CLR            ; 53                                      ;
;     ENA CLR SCLR       ; 20                                      ;
; cyclone10gx_lcell_comb ; 189                                     ;
;     arith              ; 40                                      ;
;         1 data inputs  ; 20                                      ;
;         2 data inputs  ; 20                                      ;
;     normal             ; 109                                     ;
;         0 data inputs  ; 1                                       ;
;         1 data inputs  ; 21                                      ;
;         2 data inputs  ; 5                                       ;
;         3 data inputs  ; 54                                      ;
;         4 data inputs  ; 6                                       ;
;         5 data inputs  ; 9                                       ;
;         6 data inputs  ; 13                                      ;
;     shared             ; 40                                      ;
;         3 data inputs  ; 40                                      ;
;                        ;                                         ;
; Number of carry chains ; 4                                       ;
; Max carry chain length ; 20                                      ;
;                        ;                                         ;
; Max LUT depth          ; 5.60                                    ;
; Average LUT depth      ; 2.59                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 105               ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 189               ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 13                ;
;     -- 5 input functions                    ; 9                 ;
;     -- 4 input functions                    ; 6                 ;
;     -- <=3 input functions                  ; 161               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 81                ;
;                                             ;                   ;
; I/O pins                                    ; 386               ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clk               ;
; Maximum fan-out                             ; 81                ;
; Total fan-out                               ; 1085              ;
; Average fan-out                             ; 1.65              ;
+---------------------------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Verilog Macro Usage                                                                                                                      ;
+----------------------------------------------------------------------------------------------------+----------+------+-------+-----------+
; Name                                                                                               ; Location ; From ; Value ; Arguments ;
+----------------------------------------------------------------------------------------------------+----------+------+-------+-----------+
; D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_State.h    ;          ;      ;       ;           ;
;     ELEMENT_MULTIPLICATION_DEFINE_STATE                                                            ;          ;      ;       ;           ;
;         Refer                                                                                      ; 1        ; None ;       ;           ;
;         Define                                                                                     ; 2        ;      ;       ;           ;
; D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h ;          ;      ;       ;           ;
;     ELEMENT_ADDITION_CUT_BIPOLAR_DEFINE_STATE                                                      ;          ;      ;       ;           ;
;         Refer                                                                                      ; 1        ; None ;       ;           ;
;         Define                                                                                     ; 2        ;      ;       ;           ;
; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper_State.h                         ;          ;      ;       ;           ;
;     BIND_KERNEL_MAPPER_DEFINE_STATE                                                                ;          ;      ;       ;           ;
;         Refer                                                                                      ; 1        ; None ;       ;           ;
;         Define                                                                                     ; 2        ;      ;       ;           ;
; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper_State.h                       ;          ;      ;       ;           ;
;     BUNDLE_KERNEL_MAPPER_DEFINE_STATE                                                              ;          ;      ;       ;           ;
;         Refer                                                                                      ; 1        ; None ;       ;           ;
;         Define                                                                                     ; 2        ;      ;       ;           ;
; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper_State.h                    ;          ;      ;       ;           ;
;     BIND_DIRECT_MAPPER_DEFINE_STATE                                                                ;          ;      ;       ;           ;
;         Refer                                                                                      ; 1        ; None ;       ;           ;
;         Define                                                                                     ; 2        ;      ;       ;           ;
; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper_State.h                ;          ;      ;       ;           ;
;     BUNDLE_LINEAR_MAPPER_DEFINE_STATE                                                              ;          ;      ;       ;           ;
;         Refer                                                                                      ; 1        ; None ;       ;           ;
;         Define                                                                                     ; 2        ;      ;       ;           ;
; D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper_State.h        ;          ;      ;       ;           ;
;     BIND_DIRECT_MAPPER_DEFINE_STATE                                                                ;          ;      ;       ;           ;
;         Refer                                                                                      ; 1        ; None ;       ;           ;
;         Define                                                                                     ; 2        ;      ;       ;           ;
; D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_State.h           ;          ;      ;       ;           ;
;     COSINE_SIMILARITY_DEFINE_STATE                                                                 ;          ;      ;       ;           ;
;         Refer                                                                                      ; 1        ; None ;       ;           ;
;         Define                                                                                     ; 2        ;      ;       ;           ;
+----------------------------------------------------------------------------------------------------+----------+------+-------+-----------+
&lt;same as above&gt; indicates that the value matches the previous occurence of the macro.


+---------------------------------------------------------------------------------------------------+
; Warnings for ../rtl/mapping/memory/similarity/SimilarityDirectMapper.sv                           ;
+-------------+----------+-------+------------------------------------------------------------------+
; Message ID  ; Severity ; Count ; Sample Warning                                                   ;
+-------------+----------+-------+------------------------------------------------------------------+
; 13024:13410 ; Warning  ; 1     ; Output pins are stuck at VCC or GND : Pin "we_n" is stuck at VCC ;
+-------------+----------+-------+------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 23.3.0 Build 104 09/20/2023 SC Pro Edition
    Info: Processing started: Thu Dec  7 14:39:23 2023
    Info: System process ID: 14428
Info: Command: quartus_syn --dni --read_settings_files=on --write_settings_files=off --analysis_and_elaboration hdl -c hdl --synthesis
Info: The application is running in 'DNI' mode.
Info: qis_default_flow_script.tcl version: #3
Info: Initializing Synthesis in DNI mode...
Info: Project = "hdl"
Info: Revision = "hdl"
Info (21958): Initialized Quartus Message Database
Info: Analyzing source files
Info (18237): File "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd" is a duplicate of already analyzed file "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd" is a duplicate of already analyzed file "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library_package.vhd" is a duplicate of already analyzed file "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library.vhd" is a duplicate of already analyzed file "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library_package.vhd" is a duplicate of already analyzed file "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library.vhd" is a duplicate of already analyzed file "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library_package.vhd" is a duplicate of already analyzed file "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library.vhd" is a duplicate of already analyzed file "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (16884): Verilog HDL info at ElementAdditionCutBipolar_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h File: D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv Line: 3
Info (19624): Verilog HDL info at ElementAdditionCutBipolar_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv' File: D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv Line: 3
Info (16884): Verilog HDL info at BundleLinearMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper_State.h File: D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv Line: 3
Info (19624): Verilog HDL info at BundleLinearMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv' File: D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv Line: 3
Info (16884): Verilog HDL info at BundleKernelMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper_State.h File: D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv Line: 3
Info (19624): Verilog HDL info at BundleKernelMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv' File: D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv Line: 3
Info (16884): Verilog HDL info at ElementMultiplication_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_State.h File: D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv Line: 3
Info (19624): Verilog HDL info at ElementMultiplication_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv' File: D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv Line: 3
Info (16884): Verilog HDL info at BindDirectMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper_State.h File: D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv Line: 3
Info (19624): Verilog HDL info at BindDirectMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv' File: D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv Line: 3
Info (16884): Verilog HDL info at BindKernelMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper_State.h File: D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv Line: 3
Info (19624): Verilog HDL info at BindKernelMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv' File: D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv Line: 3
Info (16884): Verilog HDL info at CosineSimilarity_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_State.h File: D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv Line: 3
Info (19624): Verilog HDL info at CosineSimilarity_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv' File: D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv Line: 3
Info (16884): Verilog HDL info at SimilarityDirectMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper_State.h File: D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv Line: 3
Info (19624): Verilog HDL info at SimilarityDirectMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv' File: D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv Line: 3
Info: Elaborating from top-level entity "SimilarityDirectMapper"
Info (18235): Library search order is as follows: "fp_add; fp_compare; fp_mult; fp_div; fp_sqrt; altera_fp_functions_1917". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Info: Found 34 design entities
Info: There are 1 partitions after elaboration.
Info: Synthesizing partition "root_partition"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "we_n" is stuck at VCC File: D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv Line: 77
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 608 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 233 input pins
    Info (21059): Implemented 153 output pins
    Info (21061): Implemented 222 logic cells
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 649 megabytes
    Info: Processing ended: Thu Dec  7 14:40:21 2023
    Info: Elapsed time: 00:00:58
    Info: System process ID: 14428


