
*** Running vivado
    with args -log system_signal_split_2_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_signal_split_2_1_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_signal_split_2_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.160 ; gain = 23.848
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/BenMillward/Desktop/Complete_setup/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA_folder/Xilinix/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_signal_split_2_1_0, cache-ID = 4ddf5eae09db5ff3.
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 10:58:36 2023...
