// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0 (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);


output   ap_ready;
input  [7:0] data_0_V_read;
input  [7:0] data_1_V_read;
input  [7:0] data_2_V_read;
input  [7:0] data_3_V_read;
input  [7:0] data_4_V_read;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;

wire   [4:0] tmp_s_fu_90_p4;
wire  signed [5:0] p_Val2_7_cast_fu_100_p1;
wire   [5:0] res_0_V_write_assign_fu_104_p2;
wire   [4:0] tmp_414_fu_114_p4;
wire  signed [5:0] p_Val2_7_1_cast_fu_124_p1;
wire   [5:0] res_1_V_write_assign_fu_128_p2;
wire  signed [7:0] OP1_V_2_cast3_fu_138_p0;
wire  signed [7:0] p_shl1_fu_142_p1;
wire   [9:0] p_shl1_fu_142_p3;
wire  signed [10:0] p_shl1_cast_fu_150_p1;
wire  signed [10:0] OP1_V_2_cast3_fu_138_p1;
wire   [10:0] p_Val2_2_fu_154_p2;
wire   [6:0] tmp_415_fu_160_p4;
wire  signed [7:0] tmp_416_fu_170_p1;
wire  signed [7:0] OP1_V_3_cast2_fu_180_p0;
wire  signed [7:0] p_shl_fu_184_p1;
wire   [9:0] p_shl_fu_184_p3;
wire  signed [10:0] p_shl_cast_fu_192_p1;
wire  signed [10:0] OP1_V_3_cast2_fu_180_p1;
wire   [10:0] p_Val2_3_fu_196_p2;
wire   [6:0] tmp_417_fu_202_p4;
wire  signed [7:0] tmp_418_fu_212_p1;
wire   [4:0] tmp_419_fu_222_p4;
wire  signed [5:0] p_Val2_7_4_cast_fu_232_p1;
wire   [5:0] res_4_V_write_assign_fu_236_p2;
wire  signed [7:0] res_0_V_write_assign_cast_fu_110_p1;
wire  signed [7:0] res_1_V_write_assign_cast_fu_134_p1;
wire   [7:0] res_2_V_write_assign_fu_174_p2;
wire   [7:0] res_3_V_write_assign_fu_216_p2;
wire  signed [7:0] res_4_V_write_assign_cast_fu_242_p1;

assign OP1_V_2_cast3_fu_138_p0 = data_2_V_read;

assign OP1_V_2_cast3_fu_138_p1 = OP1_V_2_cast3_fu_138_p0;

assign OP1_V_3_cast2_fu_180_p0 = data_3_V_read;

assign OP1_V_3_cast2_fu_180_p1 = OP1_V_3_cast2_fu_180_p0;

assign ap_ready = 1'b1;

assign ap_return_0 = res_0_V_write_assign_cast_fu_110_p1;

assign ap_return_1 = res_1_V_write_assign_cast_fu_134_p1;

assign ap_return_2 = res_2_V_write_assign_fu_174_p2;

assign ap_return_3 = res_3_V_write_assign_fu_216_p2;

assign ap_return_4 = res_4_V_write_assign_cast_fu_242_p1;

assign p_Val2_2_fu_154_p2 = ($signed(p_shl1_cast_fu_150_p1) - $signed(OP1_V_2_cast3_fu_138_p1));

assign p_Val2_3_fu_196_p2 = ($signed(p_shl_cast_fu_192_p1) - $signed(OP1_V_3_cast2_fu_180_p1));

assign p_Val2_7_1_cast_fu_124_p1 = $signed(tmp_414_fu_114_p4);

assign p_Val2_7_4_cast_fu_232_p1 = $signed(tmp_419_fu_222_p4);

assign p_Val2_7_cast_fu_100_p1 = $signed(tmp_s_fu_90_p4);

assign p_shl1_cast_fu_150_p1 = $signed(p_shl1_fu_142_p3);

assign p_shl1_fu_142_p1 = data_2_V_read;

assign p_shl1_fu_142_p3 = {{p_shl1_fu_142_p1}, {2'd0}};

assign p_shl_cast_fu_192_p1 = $signed(p_shl_fu_184_p3);

assign p_shl_fu_184_p1 = data_3_V_read;

assign p_shl_fu_184_p3 = {{p_shl_fu_184_p1}, {2'd0}};

assign res_0_V_write_assign_cast_fu_110_p1 = $signed(res_0_V_write_assign_fu_104_p2);

assign res_0_V_write_assign_fu_104_p2 = ($signed(p_Val2_7_cast_fu_100_p1) + $signed(6'd53));

assign res_1_V_write_assign_cast_fu_134_p1 = $signed(res_1_V_write_assign_fu_128_p2);

assign res_1_V_write_assign_fu_128_p2 = ($signed(p_Val2_7_1_cast_fu_124_p1) + $signed(6'd51));

assign res_2_V_write_assign_fu_174_p2 = ($signed(tmp_416_fu_170_p1) + $signed(8'd238));

assign res_3_V_write_assign_fu_216_p2 = ($signed(tmp_418_fu_212_p1) + $signed(8'd242));

assign res_4_V_write_assign_cast_fu_242_p1 = $signed(res_4_V_write_assign_fu_236_p2);

assign res_4_V_write_assign_fu_236_p2 = ($signed(p_Val2_7_4_cast_fu_232_p1) + $signed(6'd60));

assign tmp_414_fu_114_p4 = {{data_1_V_read[7:3]}};

assign tmp_415_fu_160_p4 = {{p_Val2_2_fu_154_p2[10:4]}};

assign tmp_416_fu_170_p1 = $signed(tmp_415_fu_160_p4);

assign tmp_417_fu_202_p4 = {{p_Val2_3_fu_196_p2[10:4]}};

assign tmp_418_fu_212_p1 = $signed(tmp_417_fu_202_p4);

assign tmp_419_fu_222_p4 = {{data_4_V_read[7:3]}};

assign tmp_s_fu_90_p4 = {{data_0_V_read[7:3]}};

endmodule //normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0
