<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[31]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[30]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[29]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[28]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[27]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[26]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[25]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[24]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[23]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[22]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[21]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[20]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[19]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[18]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[17]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[16]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[15]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[14]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[13]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[12]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[11]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[10]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[9]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[8]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[7]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[6]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[5]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[4]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[3]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[2]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[1]"/>
        <net name="design_1_i/axi_bus_driver_0_user_bus0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pwm_generator_0_pwm_left[1]"/>
        <net name="design_1_i/pwm_generator_0_pwm_left[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pwm_generator_0_pwm_right[1]"/>
        <net name="design_1_i/pwm_generator_0_pwm_right[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pwm_generator_0_pwm_left_n[1]"/>
        <net name="design_1_i/pwm_generator_0_pwm_left_n[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pwm_generator_0_pwm_right_n[1]"/>
        <net name="design_1_i/pwm_generator_0_pwm_right_n[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/xadc_wiz_0_eoc_out"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/xadc_wiz_0_eos_out"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/xadc_wiz_0_busy_out"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[31]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[30]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[29]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[28]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[27]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[26]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[25]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[24]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[23]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[22]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[21]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[20]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[19]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[18]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[17]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[16]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[15]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[14]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[13]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[12]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[11]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[10]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[9]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[8]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[7]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[6]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[5]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[4]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[3]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[2]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[1]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/probe2[3]"/>
        <net name="design_1_i/probe2[2]"/>
        <net name="design_1_i/probe2[1]"/>
        <net name="design_1_i/probe2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/probe5"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/probe6[3]"/>
        <net name="design_1_i/probe6[2]"/>
        <net name="design_1_i/probe6[1]"/>
        <net name="design_1_i/probe6[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/probe7"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/probe8"/>
      </nets>
    </probe>
  </probeset>
</probeData>
