{"vcs1":{"timestamp_begin":1759284678.411472475, "rt":0.77, "ut":0.27, "st":0.15}}
{"vcselab":{"timestamp_begin":1759284679.241855013, "rt":0.54, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1759284679.834087149, "rt":0.20, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759284678.060196119}
{"VCS_COMP_START_TIME": 1759284678.060196119}
{"VCS_COMP_END_TIME": 1759284680.774682508}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 367964}}
{"vcselab": {"peak_mem": 229972}}
