#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov 11 19:34:05 2025
# Process ID: 4696
# Current directory: /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/hls/AI_HLS/nn_inference'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_fix_address_0_0/design_1_fix_address_0_0.dcp' for cell 'design_1_i/fix_address_0'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_nn_ctrl_0_0/design_1_nn_ctrl_0_0.dcp' for cell 'design_1_i/nn_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_nn_inference_0_1/design_1_nn_inference_0_1.dcp' for cell 'design_1_i/nn_inference_0'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_not_gate_0_0/design_1_not_gate_0_0.dcp' for cell 'design_1_i/not_gate_0'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
Netlist sorting complete. Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2372.207 ; gain = 0.000 ; free physical = 8989 ; free virtual = 14333
INFO: [Netlist 29-17] Analyzing 3438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_0'. [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_0'. [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc]
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2530.676 ; gain = 0.000 ; free physical = 8789 ; free virtual = 14148
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances

20 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2530.676 ; gain = 158.469 ; free physical = 8789 ; free virtual = 14148
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2571.156 ; gain = 40.480 ; free physical = 8771 ; free virtual = 14130

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 129adbfb0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3091.008 ; gain = 519.852 ; free physical = 8235 ; free virtual = 13616

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 47 inverter(s) to 403 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18e34a048

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.852 ; gain = 0.000 ; free physical = 8185 ; free virtual = 13568
INFO: [Opt 31-389] Phase Retarget created 2533 cells and removed 3628 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 18743fc12

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3261.852 ; gain = 0.000 ; free physical = 8182 ; free virtual = 13566
INFO: [Opt 31-389] Phase Constant propagation created 362 cells and removed 1603 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: bbaefdcb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3261.852 ; gain = 0.000 ; free physical = 8176 ; free virtual = 13560
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1111 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bbaefdcb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3261.852 ; gain = 0.000 ; free physical = 8179 ; free virtual = 13563
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bbaefdcb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3261.852 ; gain = 0.000 ; free physical = 8179 ; free virtual = 13563
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d15559f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3261.852 ; gain = 0.000 ; free physical = 8179 ; free virtual = 13563
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            2533  |            3628  |                                             15  |
|  Constant propagation         |             362  |            1603  |                                             20  |
|  Sweep                        |               0  |            1111  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3261.852 ; gain = 0.000 ; free physical = 8178 ; free virtual = 13562
Ending Logic Optimization Task | Checksum: 172631374

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3261.852 ; gain = 0.000 ; free physical = 8178 ; free virtual = 13562

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: 172631374

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 8095 ; free virtual = 13484
Ending Power Optimization Task | Checksum: 172631374

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3769.414 ; gain = 507.562 ; free physical = 8160 ; free virtual = 13548

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 172631374

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 8160 ; free virtual = 13548

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 8160 ; free virtual = 13548
Ending Netlist Obfuscation Task | Checksum: 172631374

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 8160 ; free virtual = 13548
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 3769.414 ; gain = 1238.738 ; free physical = 8160 ; free virtual = 13548
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 8152 ; free virtual = 13543
INFO: [Common 17-1381] The checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 8109 ; free virtual = 13518
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7902 ; free virtual = 13314
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U100/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U101/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U70/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U71/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U72/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U73/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U74/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U75/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U76/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U77/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U78/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U79/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U80/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U81/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U82/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U83/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U84/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U85/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U86/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U87/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U88/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U89/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U90/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U91/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U92/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U94/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U95/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U96/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U97/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U98/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U99/nn_inference_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 32 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7892 ; free virtual = 13304
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9e51cc9e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7892 ; free virtual = 13304
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7892 ; free virtual = 13304

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a9574921

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7952 ; free virtual = 13368

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aba30c45

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7898 ; free virtual = 13316

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aba30c45

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7898 ; free virtual = 13316
Phase 1 Placer Initialization | Checksum: 1aba30c45

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7898 ; free virtual = 13316

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 122c87aa7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7807 ; free virtual = 13226

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 161ee089f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7826 ; free virtual = 13244

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4626 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 2028 nets or cells. Created 0 new cell, deleted 2028 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7822 ; free virtual = 13242

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           2028  |                  2028  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           2028  |                  2028  |           0  |           3  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 162a055d3

Time (s): cpu = 00:01:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7796 ; free virtual = 13217
Phase 2.3 Global Placement Core | Checksum: 15e15bfd1

Time (s): cpu = 00:01:47 ; elapsed = 00:00:37 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7793 ; free virtual = 13215
Phase 2 Global Placement | Checksum: 15e15bfd1

Time (s): cpu = 00:01:47 ; elapsed = 00:00:38 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7820 ; free virtual = 13241

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 194eee836

Time (s): cpu = 00:01:55 ; elapsed = 00:00:39 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7822 ; free virtual = 13243

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: efece649

Time (s): cpu = 00:02:09 ; elapsed = 00:00:44 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7638 ; free virtual = 13121

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15553aca2

Time (s): cpu = 00:02:10 ; elapsed = 00:00:44 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7613 ; free virtual = 13107

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b50c2fe1

Time (s): cpu = 00:02:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7605 ; free virtual = 13100

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: c58f03b4

Time (s): cpu = 00:02:22 ; elapsed = 00:00:48 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 7478 ; free virtual = 13022

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16ce21e63

Time (s): cpu = 00:02:35 ; elapsed = 00:01:00 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6717 ; free virtual = 12522

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b10bc8ea

Time (s): cpu = 00:02:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6716 ; free virtual = 12533

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d2ac090e

Time (s): cpu = 00:02:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6661 ; free virtual = 12501
Phase 3 Detail Placement | Checksum: 1d2ac090e

Time (s): cpu = 00:02:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6661 ; free virtual = 12501

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16fd9eecd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.249 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 190a87280

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12442
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d48ec3b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12442
Phase 4.1.1.1 BUFG Insertion | Checksum: 16fd9eecd

Time (s): cpu = 00:03:05 ; elapsed = 00:01:11 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12443
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.513. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:03:07 ; elapsed = 00:01:12 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12443
Phase 4.1 Post Commit Optimization | Checksum: cc7e6c98

Time (s): cpu = 00:03:07 ; elapsed = 00:01:12 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12443

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cc7e6c98

Time (s): cpu = 00:03:08 ; elapsed = 00:01:13 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12443

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: cc7e6c98

Time (s): cpu = 00:03:08 ; elapsed = 00:01:13 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12443
Phase 4.3 Placer Reporting | Checksum: cc7e6c98

Time (s): cpu = 00:03:09 ; elapsed = 00:01:13 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12443

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12443

Time (s): cpu = 00:03:09 ; elapsed = 00:01:13 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12443
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b02bd31b

Time (s): cpu = 00:03:09 ; elapsed = 00:01:13 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12443
Ending Placer Task | Checksum: 93bdc664

Time (s): cpu = 00:03:09 ; elapsed = 00:01:13 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12443
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:13 ; elapsed = 00:01:15 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6676 ; free virtual = 12520
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6515 ; free virtual = 12469
INFO: [Common 17-1381] The checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6618 ; free virtual = 12496
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6619 ; free virtual = 12497
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6609 ; free virtual = 12487
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6471 ; free virtual = 12459
INFO: [Common 17-1381] The checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6551 ; free virtual = 12463
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 62d5a62a ConstDB: 0 ShapeSum: 30e8203a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4b868baf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6402 ; free virtual = 12310
Post Restoration Checksum: NetGraph: 131c1641 NumContArr: 386a756e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4b868baf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6421 ; free virtual = 12329

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 4b868baf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6398 ; free virtual = 12306

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 4b868baf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.414 ; gain = 0.000 ; free physical = 6398 ; free virtual = 12306
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 150b6262f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 3784.234 ; gain = 14.820 ; free physical = 6265 ; free virtual = 12188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.595  | TNS=0.000  | WHS=-0.195 | THS=-331.632|

Phase 2 Router Initialization | Checksum: 19513eae1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:26 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 6108 ; free virtual = 12049

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00201926 %
  Global Horizontal Routing Utilization  = 0.00321163 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 64820
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 64786
  Number of Partially Routed Nets     = 34
  Number of Node Overlaps             = 24


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19513eae1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:26 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 6093 ; free virtual = 12036
Phase 3 Initial Routing | Checksum: 1f44d82b6

Time (s): cpu = 00:01:23 ; elapsed = 00:00:29 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 6088 ; free virtual = 12042

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9661
 Number of Nodes with overlaps = 1509
 Number of Nodes with overlaps = 441
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.409  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 105e14fbd

Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 5998 ; free virtual = 11934

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.409  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ff0cd24e

Time (s): cpu = 00:02:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 5999 ; free virtual = 11935
Phase 4 Rip-up And Reroute | Checksum: ff0cd24e

Time (s): cpu = 00:02:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 5999 ; free virtual = 11935

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ff0cd24e

Time (s): cpu = 00:02:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 5999 ; free virtual = 11935

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ff0cd24e

Time (s): cpu = 00:02:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 5999 ; free virtual = 11935
Phase 5 Delay and Skew Optimization | Checksum: ff0cd24e

Time (s): cpu = 00:02:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 5999 ; free virtual = 11935

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bd0a8df4

Time (s): cpu = 00:02:34 ; elapsed = 00:01:17 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 5999 ; free virtual = 11936
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.409  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12de6b120

Time (s): cpu = 00:02:35 ; elapsed = 00:01:17 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 5999 ; free virtual = 11936
Phase 6 Post Hold Fix | Checksum: 12de6b120

Time (s): cpu = 00:02:35 ; elapsed = 00:01:17 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 5999 ; free virtual = 11936

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.3122 %
  Global Horizontal Routing Utilization  = 18.0161 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13eaf0e7d

Time (s): cpu = 00:02:35 ; elapsed = 00:01:18 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 5999 ; free virtual = 11936

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13eaf0e7d

Time (s): cpu = 00:02:35 ; elapsed = 00:01:18 . Memory (MB): peak = 3844.234 ; gain = 74.820 ; free physical = 5999 ; free virtual = 11936

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ca8991e9

Time (s): cpu = 00:02:40 ; elapsed = 00:01:21 . Memory (MB): peak = 3876.250 ; gain = 106.836 ; free physical = 6007 ; free virtual = 11944

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.409  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ca8991e9

Time (s): cpu = 00:02:40 ; elapsed = 00:01:21 . Memory (MB): peak = 3876.250 ; gain = 106.836 ; free physical = 6009 ; free virtual = 11946
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:40 ; elapsed = 00:01:21 . Memory (MB): peak = 3876.250 ; gain = 106.836 ; free physical = 6073 ; free virtual = 12010

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:04 ; elapsed = 00:01:27 . Memory (MB): peak = 3876.250 ; gain = 106.836 ; free physical = 6073 ; free virtual = 12010
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3876.250 ; gain = 0.000 ; free physical = 5945 ; free virtual = 12015
INFO: [Common 17-1381] The checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3876.250 ; gain = 0.000 ; free physical = 6061 ; free virtual = 12034
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3979.871 ; gain = 103.621 ; free physical = 5959 ; free virtual = 11933
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3979.871 ; gain = 0.000 ; free physical = 5979 ; free virtual = 11953
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
149 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3995.551 ; gain = 15.680 ; free physical = 5912 ; free virtual = 11903
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 19:39:18 2025...
