/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:        allregs_f.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_FAST_TX_FLUSHr */
        soc_block_list[230],
        soc_portreg,
        1,
        0xb08,
        0,
        1,
        soc_FAST_TX_FLUSHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FAST_TX_FLUSH_BCM56334_A0r */
        soc_block_list[14],
        soc_portreg,
        1,
        0xb08,
        0,
        1,
        soc_FAST_TX_FLUSHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FAST_TX_FLUSH_BCM56685_A0r */
        soc_block_list[232],
        soc_portreg,
        1,
        0xb08,
        0,
        1,
        soc_FAST_TX_FLUSHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FAST_TX_FLUSH_BCM88230_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0xb08,
        0,
        1,
        soc_FAST_TX_FLUSHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_FCOE_ING_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16004e00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_FCOE_ING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FCOE_ING_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16004e00,
        0,
        5,
        soc_FCOE_ING_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x199,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x199,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x199,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x199,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x199,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x199,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x199,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x199,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x199,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x199,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x199,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_0_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_CELL_DROP_COUNTER_1_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_CELL_DROP_COUNTER_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERSr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERSr */
        soc_block_list[66],
        soc_genreg,
        36,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERS_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        36,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        36,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        36,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        36,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        36,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        36,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        36,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        36,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        36,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        36,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        48,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        112,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCR_CONNECTIVITY_MAP_REGISTERS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFERr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTERr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x23d,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_CREDIT_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x23d,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_CREDIT_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_CRMA_WATERMARKSr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMA_WATERMARKSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_CRMA_WATERMARKS_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMA_WATERMARKS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_CRMA_WATERMARKS_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMA_WATERMARKS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_CRMA_WATERMARKS_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMA_WATERMARKS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_CRMA_WATERMARKS_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMA_WATERMARKS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_CRMA_WATERMARKS_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMA_WATERMARKS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_CRMA_WATERMARKS_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMA_WATERMARKS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_CRMA_WATERMARKS_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMA_WATERMARKS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_CRMB_WATERMARKSr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1bf,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMB_WATERMARKSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_CRMB_WATERMARKS_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1bf,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMB_WATERMARKS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_CRMB_WATERMARKS_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1bf,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMB_WATERMARKS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_CRMB_WATERMARKS_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1bf,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMB_WATERMARKS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_CRMB_WATERMARKS_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1bf,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMB_WATERMARKS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_CRMB_WATERMARKS_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1bf,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMB_WATERMARKS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_CRMB_WATERMARKS_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1bf,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMB_WATERMARKS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_CRMB_WATERMARKS_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1bf,
        SOC_REG_FLAG_RO,
        3,
        soc_FCR_CRMB_WATERMARKS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_CRM_WATERMARKSr */
        soc_block_list[66],
        soc_genreg,
        5,
        0x252,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_FCR_CRM_WATERMARKSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNTr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNT_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNT_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNT_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNT_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNT_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_CNT_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_1B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        2,
        soc_FCR_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FCR_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        2,
        soc_FCR_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        2,
        soc_FCR_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNTr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNT_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNT_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNT_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNT_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNT_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_CNT_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_ECC_2B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9b,
        0,
        2,
        soc_FCR_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9b,
        0,
        1,
        soc_FCR_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9b,
        0,
        2,
        soc_FCR_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9b,
        0,
        2,
        soc_FCR_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_INITIATEr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        4,
        soc_FCR_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_INITIATE_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        4,
        soc_FCR_ECC_ERR_1B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_INITIATE_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        4,
        soc_FCR_ECC_ERR_1B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_INITIATE_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        4,
        soc_FCR_ECC_ERR_1B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_INITIATE_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        4,
        soc_FCR_ECC_ERR_1B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_INITIATE_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        4,
        soc_FCR_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_INITIATE_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        4,
        soc_FCR_ECC_ERR_1B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_INITIATE_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FCR_ECC_ERR_1B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_INITIATE_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        10,
        soc_FCR_ECC_ERR_1B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        4,
        soc_FCR_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        4,
        soc_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        4,
        soc_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        4,
        soc_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        4,
        soc_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        4,
        soc_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        4,
        soc_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        4,
        soc_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9a,
        0,
        10,
        soc_FCR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_INITIATEr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa6,
        0,
        4,
        soc_FCR_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_INITIATE_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa6,
        0,
        4,
        soc_FCR_ECC_ERR_2B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_INITIATE_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa6,
        0,
        4,
        soc_FCR_ECC_ERR_2B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_INITIATE_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa6,
        0,
        4,
        soc_FCR_ECC_ERR_2B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_INITIATE_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa6,
        0,
        4,
        soc_FCR_ECC_ERR_2B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_INITIATE_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa6,
        0,
        4,
        soc_FCR_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_INITIATE_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa6,
        0,
        4,
        soc_FCR_ECC_ERR_2B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_INITIATE_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FCR_ECC_ERR_2B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_INITIATE_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa6,
        0,
        10,
        soc_FCR_ECC_ERR_2B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9c,
        0,
        4,
        soc_FCR_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9c,
        0,
        4,
        soc_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9c,
        0,
        4,
        soc_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9c,
        0,
        4,
        soc_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9c,
        0,
        4,
        soc_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9c,
        0,
        4,
        soc_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9c,
        0,
        4,
        soc_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9c,
        0,
        4,
        soc_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x9c,
        0,
        10,
        soc_FCR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTERr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FCR_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FCR_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FCR_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_EFMS_CONFIGURATIONr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        12,
        soc_FCR_EFMS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_EFMS_CONFIGURATION_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        12,
        soc_FCR_EFMS_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_EFMS_CONFIGURATION_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        12,
        soc_FCR_EFMS_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_EFMS_CONFIGURATION_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        12,
        soc_FCR_EFMS_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_EFMS_CONFIGURATION_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        13,
        soc_FCR_EFMS_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_EFMS_CONFIGURATION_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        13,
        soc_FCR_EFMS_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_EFMS_CONFIGURATION_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        12,
        soc_FCR_EFMS_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_EFMS_CONFIGURATION_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        13,
        soc_FCR_EFMS_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_EFMS_CONFIGURATION_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x247,
        SOC_REG_FLAG_ABOVE_64_BITS,
        13,
        soc_FCR_EFMS_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_EFMS_COUNTERSr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        14,
        soc_FCR_EFMS_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_EFMS_COUNTERS_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        14,
        soc_FCR_EFMS_COUNTERS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_EFMS_COUNTERS_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        14,
        soc_FCR_EFMS_COUNTERS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_EFMS_COUNTERS_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        14,
        soc_FCR_EFMS_COUNTERS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_EFMS_COUNTERS_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        14,
        soc_FCR_EFMS_COUNTERS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_EFMS_COUNTERS_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        14,
        soc_FCR_EFMS_COUNTERS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_EFMS_COUNTERS_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        14,
        soc_FCR_EFMS_COUNTERS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_EFMS_COUNTERS_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        14,
        soc_FCR_EFMS_COUNTERS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_EFMS_COUNTERS_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x24e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        14,
        soc_FCR_EFMS_COUNTERS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FCR_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FCR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATAr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATA_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATA_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATA_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATA_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATA_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATA_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATA_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATA_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATA_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATA_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATA_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_ERROR_INITIATION_DATA_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCR_ERROR_INITIATION_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_FAP_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc4,
        0,
        3,
        soc_FCR_FAP_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINKr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        9,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        11,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        9,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        11,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        11,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        11,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        11,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        9,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        9,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        11,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        11,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        11,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x160,
        0,
        11,
        soc_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTERr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x23e,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x23e,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_FLOW_STATUS_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCR_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_GLOBAL_GENERAL_CFG_2_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCR_GLOBAL_GENERAL_CFG_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_GLOBAL_GENERAL_CFG_2_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCR_GLOBAL_GENERAL_CFG_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_GLOBAL_GENERAL_CFG_2_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCR_GLOBAL_GENERAL_CFG_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_GLOBAL_GENERAL_CFG_2_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc2,
        0,
        3,
        soc_FCR_GLOBAL_GENERAL_CFG_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_GLOBAL_GENERAL_CFG_2_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc2,
        0,
        3,
        soc_FCR_GLOBAL_GENERAL_CFG_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_GLOBAL_GENERAL_CFG_2_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCR_GLOBAL_GENERAL_CFG_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_GLOBAL_GENERAL_CFG_2_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCR_GLOBAL_GENERAL_CFG_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_GLOBAL_MEM_OPTIONSr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FCR_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_GLOBAL_MEM_OPTIONS_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FCR_GLOBAL_MEM_OPTIONS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FCR_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FCR_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_GLOBAL_MEM_OPTIONS_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_FCR_GLOBAL_MEM_OPTIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_FCR_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FCR_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FCR_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_GLOBAL_MEM_OPTIONS_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCR_GLOBAL_MEM_OPTIONS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATIONr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCR_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATION_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCR_GTIMER_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCR_GTIMER_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCR_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCR_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATION_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FCR_GTIMER_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FCR_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATION_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCR_GTIMER_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATION_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCR_GTIMER_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATION_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCR_GTIMER_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCR_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCR_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_GTIMER_CONFIGURATION_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_FCR_GTIMER_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_GTIMER_CYCLEr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_FCR_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_GTIMER_TRIGGERr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_GTIMER_TRIGGER_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FCR_GTIMER_TRIGGER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_GTIMER_TRIGGER_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_GTIMER_TRIGGER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FCR_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FCR_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_GTIMER_TRIGGER_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_GTIMER_TRIGGER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_GTIMER_TRIGGER_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_GTIMER_TRIGGER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_GTIMER_TRIGGER_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FCR_GTIMER_TRIGGER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FCR_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FCR_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMANDr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESS_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESS_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESS_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCR_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMAND_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMAND_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMAND_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMAND_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMAND_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMAND_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMAND_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMAND_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMAND_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMAND_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMAND_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCR_INDIRECT_COMMAND_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FCR_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FCR_INDIRECT_COMMAND_WIDE_MEM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        0,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        0,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x20,
        0,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FCR_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_FORCE_BUBBLE_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FCR_INDIRECT_FORCE_BUBBLE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_FORCE_BUBBLE_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FCR_INDIRECT_FORCE_BUBBLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_FORCE_BUBBLE_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FCR_INDIRECT_FORCE_BUBBLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_FORCE_BUBBLE_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FCR_INDIRECT_FORCE_BUBBLE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_FORCE_BUBBLE_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FCR_INDIRECT_FORCE_BUBBLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_INDIRECT_FORCE_BUBBLE_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FCR_INDIRECT_FORCE_BUBBLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_FORCE_BUBBLE_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FCR_INDIRECT_FORCE_BUBBLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_INDIRECT_FORCE_BUBBLE_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FCR_INDIRECT_FORCE_BUBBLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_INITIATE_ECC_1B_ERRORSr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        2,
        soc_FCR_INITIATE_ECC_1B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_INITIATE_ECC_1B_ERRORS_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FCR_INITIATE_ECC_1B_ERRORS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_INITIATE_ECC_1B_ERRORS_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        2,
        soc_FCR_INITIATE_ECC_1B_ERRORS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_INITIATE_ECC_1B_ERRORS_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa4,
        0,
        2,
        soc_FCR_INITIATE_ECC_1B_ERRORS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_INITIATE_ECC_2B_ERRORSr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa5,
        0,
        2,
        soc_FCR_INITIATE_ECC_2B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_INITIATE_ECC_2B_ERRORS_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa5,
        0,
        1,
        soc_FCR_INITIATE_ECC_2B_ERRORS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_INITIATE_ECC_2B_ERRORS_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa5,
        0,
        2,
        soc_FCR_INITIATE_ECC_2B_ERRORS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_INITIATE_ECC_2B_ERRORS_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa5,
        0,
        2,
        soc_FCR_INITIATE_ECC_2B_ERRORS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        10,
        soc_FCR_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTER_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FCR_INTERRUPT_MASK_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        10,
        soc_FCR_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FCR_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FCR_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FCR_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FCR_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        10,
        soc_FCR_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        10,
        soc_FCR_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTER_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FCR_INTERRUPT_MASK_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FCR_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FCR_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_MASK_REGISTER_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FCR_INTERRUPT_MASK_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTERr */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        10,
        soc_FCR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FCR_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        10,
        soc_FCR_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FCR_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FCR_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FCR_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FCR_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        10,
        soc_FCR_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        10,
        soc_FCR_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FCR_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FCR_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FCR_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FCR_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TESTr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCR_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INTERRUPT_REGISTER_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCR_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCR_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCR_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCR_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCR_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCR_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCR_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCR_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_PARITY_ERR_CNTr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_PARITY_ERR_CNT_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_PARITY_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_PARITY_ERR_CNT_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_PARITY_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_PARITY_ERR_CNT_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_PARITY_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_PARITY_ERR_CNT_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_PARITY_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_PARITY_ERR_CNT_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_PARITY_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_PARITY_ERR_CNT_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_PARITY_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_PARITY_ERR_CNT_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_PARITY_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_PARITY_ERR_CNT_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCR_PARITY_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_PAR_ERR_INITIATEr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_PAR_ERR_INITIATE_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_PAR_ERR_INITIATE_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_PAR_ERR_INITIATE_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_PAR_ERR_INITIATE_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_PAR_ERR_INITIATE_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_PAR_ERR_INITIATE_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_PAR_ERR_INITIATE_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_PAR_ERR_INITIATE_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_PAR_ERR_MEM_MASKr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FCR_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_PAR_ERR_MEM_MASK_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FCR_PAR_ERR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_PAR_ERR_MEM_MASK_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FCR_PAR_ERR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_PAR_ERR_MEM_MASK_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FCR_PAR_ERR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_PAR_ERR_MEM_MASK_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FCR_PAR_ERR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_PAR_ERR_MEM_MASK_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FCR_PAR_ERR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_PAR_ERR_MEM_MASK_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FCR_PAR_ERR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_PAR_ERR_MEM_MASK_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FCR_PAR_ERR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_PAR_ERR_MEM_MASK_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FCR_PAR_ERR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTERr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_PROGRAMMABLE_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTERr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x23f,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_REACHABILITY_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x23f,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REACHABILITY_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_0085r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_0090r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_0091r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_0092r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_0093r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_0167r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_0197r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_REG_0240r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x240,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0240r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_REG_0244r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x244,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FCR_REG_0244r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_REG_0245r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x245,
        0,
        3,
        soc_FCR_REG_0245r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_REG_0246r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x246,
        0,
        3,
        soc_FCR_REG_0246r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_0085_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_REG_0085_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_0085_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_REG_0085_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_0085_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_REG_0085_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_0090_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0090_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_0090_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0090_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_0090_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0090_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_0091_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0091_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_0091_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0091_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_0091_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0091_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_0092_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0092_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_0092_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0092_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_0092_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0092_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_0093_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0093_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_0093_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0093_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_0093_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_REG_0093_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_00AEr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FCR_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_00AFr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FCR_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_00AF_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FCR_REG_00AF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_00AF_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FCR_REG_00AF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_00CEr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xce,
        0,
        1,
        soc_FCR_REG_00CEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_00CE_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xce,
        0,
        1,
        soc_FCR_REG_00CE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_00CE_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xce,
        0,
        1,
        soc_FCR_REG_00CE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_00CE_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xce,
        0,
        1,
        soc_FCR_REG_00CE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_00CFr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xcf,
        0,
        3,
        soc_FCR_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_00CF_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xcf,
        0,
        3,
        soc_FCR_REG_00CF_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_00CF_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xcf,
        0,
        3,
        soc_FCR_REG_00CF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_00CF_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xcf,
        0,
        3,
        soc_FCR_REG_00CF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_REG_0167_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_0167_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_REG_0167_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_REG_0167_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_REG_0167_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_REG_0167_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_0167_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_0167_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_REG_0167_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_REG_0167_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_REG_0167_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_REG_0167_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0167_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_REG_0197_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_0197_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_REG_0197_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_REG_0197_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_REG_0197_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_REG_0197_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_0197_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_0197_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_REG_0197_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_REG_0197_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_01B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_REG_01B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_01B1r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b1,
        0,
        3,
        soc_FCR_REG_01B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_REG_01B2r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b2,
        0,
        3,
        soc_FCR_REG_01B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_REG_01B7r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b7,
        0,
        2,
        soc_FCR_REG_01B7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_REG_01B8r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_FCR_REG_01B8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_REG_01B0_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FCR_REG_01B0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_01B0_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_REG_01B0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_REG_01B0_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FCR_REG_01B0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_REG_01B0_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FCR_REG_01B0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_REG_01B0_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FCR_REG_01B0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_REG_01B0_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FCR_REG_01B0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_01B0_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_REG_01B0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_01B0_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO,
        4,
        soc_FCR_REG_01B0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_REG_01B0_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FCR_REG_01B0_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_REG_01B0_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FCR_REG_01B0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_REG_01B0_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FCR_REG_01B0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_REG_01B1_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b1,
        0,
        3,
        soc_FCR_REG_01B1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_01B1_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b1,
        0,
        3,
        soc_FCR_REG_01B1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_REG_01B1_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b1,
        0,
        3,
        soc_FCR_REG_01B1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_REG_01B1_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b1,
        0,
        3,
        soc_FCR_REG_01B1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_REG_01B1_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b1,
        0,
        3,
        soc_FCR_REG_01B1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_REG_01B1_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b1,
        0,
        3,
        soc_FCR_REG_01B1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_01B1_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b1,
        0,
        3,
        soc_FCR_REG_01B1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_01B1_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b1,
        0,
        3,
        soc_FCR_REG_01B1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_REG_01B1_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b1,
        0,
        3,
        soc_FCR_REG_01B1_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_REG_01B1_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b1,
        0,
        3,
        soc_FCR_REG_01B1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_REG_01B1_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b1,
        0,
        3,
        soc_FCR_REG_01B1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_REG_01B2_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b2,
        0,
        3,
        soc_FCR_REG_01B2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_REG_01B2_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b2,
        0,
        3,
        soc_FCR_REG_01B2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_REG_01B2_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b2,
        0,
        3,
        soc_FCR_REG_01B2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_REG_01B2_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b2,
        0,
        3,
        soc_FCR_REG_01B2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_REG_01B2_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b2,
        0,
        3,
        soc_FCR_REG_01B2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_REG_01B2_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b2,
        0,
        3,
        soc_FCR_REG_01B2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_REG_01B2_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b2,
        0,
        3,
        soc_FCR_REG_01B2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_REG_01B2_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b2,
        0,
        3,
        soc_FCR_REG_01B2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_REG_01B2_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b2,
        0,
        3,
        soc_FCR_REG_01B2_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_REG_01B2_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b2,
        0,
        3,
        soc_FCR_REG_01B2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_REG_01B2_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b2,
        0,
        3,
        soc_FCR_REG_01B2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f11ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_REG_01B7_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b7,
        0,
        2,
        soc_FCR_REG_01B7_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_REG_01B7_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b7,
        0,
        2,
        soc_FCR_REG_01B7_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_REG_01B7_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b7,
        0,
        2,
        soc_FCR_REG_01B7_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_REG_01B7_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b7,
        0,
        2,
        soc_FCR_REG_01B7_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_REG_01B7_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b7,
        0,
        2,
        soc_FCR_REG_01B7_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_REG_01B7_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b7,
        0,
        2,
        soc_FCR_REG_01B7_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_REG_01B7_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b7,
        0,
        2,
        soc_FCR_REG_01B7_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_REG_01B8_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_FCR_REG_01B8_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_REG_01B8_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_FCR_REG_01B8_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_REG_01B8_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_FCR_REG_01B8_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_REG_01B8_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_FCR_REG_01B8_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_REG_01B8_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_FCR_REG_01B8_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_REG_01B8_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_FCR_REG_01B8_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_REG_01B8_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_FCR_REG_01B8_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_REG_01C0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x1c0,
        0,
        1,
        soc_FCR_REG_01C0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_REG_0240_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x240,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0240_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_REG_024Br */
        soc_block_list[66],
        soc_genreg,
        1,
        0x24b,
        0,
        2,
        soc_FCR_REG_024Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_REG_024Cr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x24c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_FCR_REG_024Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_REG_02B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x2b0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FCR_REG_02B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_REG_02D0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x2d0,
        0,
        1,
        soc_FCR_REG_02D0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MIRROR_ADDRr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MIRROR_ADDR_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_RESERVED_MIRROR_ADDR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MIRROR_ADDR_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_RESERVED_MIRROR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_RESERVED_MIRROR_ADDR_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_RESERVED_MIRROR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MIRROR_ADDR_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_RESERVED_MIRROR_ADDR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_RESERVED_MIRROR_ADDR_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_RESERVED_MIRROR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MIRROR_ADDR_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_RESERVED_MIRROR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MIRROR_ADDR_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCR_RESERVED_MIRROR_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCDr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCR_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCD_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCR_RESERVED_MTCD_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCR_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCR_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCD_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCR_RESERVED_MTCD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCR_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCR_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCR_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCD_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCR_RESERVED_MTCD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCPr */
        soc_block_list[66],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCR_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCP_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCR_RESERVED_MTCP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCR_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCR_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCP_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCR_RESERVED_MTCP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCR_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCR_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCR_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_RESERVED_MTCP_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCR_RESERVED_MTCP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCR_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_1r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCR_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_2r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCR_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_3r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCR_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_0_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCR_RESERVED_SPARE_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_0_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCR_RESERVED_SPARE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_0_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCR_RESERVED_SPARE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_0_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCR_RESERVED_SPARE_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCR_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_0_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCR_RESERVED_SPARE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_0_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCR_RESERVED_SPARE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_0_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCR_RESERVED_SPARE_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_1_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCR_RESERVED_SPARE_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_1_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCR_RESERVED_SPARE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_1_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCR_RESERVED_SPARE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_1_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCR_RESERVED_SPARE_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCR_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_1_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCR_RESERVED_SPARE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_1_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCR_RESERVED_SPARE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_1_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCR_RESERVED_SPARE_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_2_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCR_RESERVED_SPARE_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_2_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCR_RESERVED_SPARE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_2_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCR_RESERVED_SPARE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_2_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCR_RESERVED_SPARE_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCR_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_2_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCR_RESERVED_SPARE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_2_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCR_RESERVED_SPARE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_2_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCR_RESERVED_SPARE_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_3_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCR_RESERVED_SPARE_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCR_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCR_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_3_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCR_RESERVED_SPARE_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCR_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCR_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCR_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_RESERVED_SPARE_3_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCR_RESERVED_SPARE_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_IDr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_ID_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCR_SBUS_BROADCAST_ID_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_ID_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_SBUS_BROADCAST_ID_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_ID_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCR_SBUS_BROADCAST_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_ID_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCR_SBUS_BROADCAST_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_ID_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCR_SBUS_BROADCAST_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCR_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_ID_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_SBUS_BROADCAST_ID_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_ID_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_SBUS_BROADCAST_ID_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_ID_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCR_SBUS_BROADCAST_ID_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_ID_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCR_SBUS_BROADCAST_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_ID_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCR_SBUS_BROADCAST_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_SBUS_BROADCAST_ID_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCR_SBUS_BROADCAST_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAINr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAIN_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCR_SBUS_LAST_IN_CHAIN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAIN_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_SBUS_LAST_IN_CHAIN_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAIN_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCR_SBUS_LAST_IN_CHAIN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAIN_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCR_SBUS_LAST_IN_CHAIN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAIN_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCR_SBUS_LAST_IN_CHAIN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCR_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAIN_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_SBUS_LAST_IN_CHAIN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAIN_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCR_SBUS_LAST_IN_CHAIN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAIN_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCR_SBUS_LAST_IN_CHAIN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAIN_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCR_SBUS_LAST_IN_CHAIN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAIN_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCR_SBUS_LAST_IN_CHAIN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_SBUS_LAST_IN_CHAIN_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCR_SBUS_LAST_IN_CHAIN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTERr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCR_TOTAL_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[66],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_TOTAL_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGERr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBERr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELL_LINK_NUMBER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_ECC_1B_ERR_CNTr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCT_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_ECC_1B_ERR_CNT_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCT_ECC_1B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_ECC_2B_ERR_CNTr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCT_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_ECC_2B_ERR_CNT_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCT_ECC_2B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_ECC_ERR_1B_INITIATEr */
        soc_block_list[73],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FCT_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_ECC_ERR_1B_INITIATE_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FCT_ECC_ERR_1B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FCT_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FCT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_ECC_ERR_2B_INITIATEr */
        soc_block_list[73],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FCT_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_ECC_ERR_2B_INITIATE_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FCT_ECC_ERR_2B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FCT_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FCT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_ECC_INTERRUPT_REGISTERr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FCT_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_ECC_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCT_ECC_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FCT_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FCT_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FCT_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FCT_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FCT_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_ERROR_INITIATION_DATAr */
        soc_block_list[73],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCT_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_ERROR_INITIATION_DATA_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FCT_ERROR_INITIATION_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_FAP_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc3,
        0,
        2,
        soc_FCT_FAP_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_FAP_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc4,
        0,
        3,
        soc_FCT_FAP_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTERr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        5,
        soc_FCT_FCT_ENABLER_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTER_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FCT_FCT_ENABLER_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f0007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTER_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        5,
        soc_FCT_FCT_ENABLER_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTER_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FCT_FCT_ENABLER_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f0007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTER_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FCT_FCT_ENABLER_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f0007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTER_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FCT_FCT_ENABLER_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f0007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTER_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FCT_FCT_ENABLER_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f0007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTER_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        5,
        soc_FCT_FCT_ENABLER_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTER_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        5,
        soc_FCT_FCT_ENABLER_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTER_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FCT_FCT_ENABLER_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f0007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTER_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FCT_FCT_ENABLER_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f0007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTER_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FCT_FCT_ENABLER_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f0007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_FCT_ENABLER_REGISTER_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FCT_FCT_ENABLER_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x07f0007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FCT_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCT_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_1_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FCT_GLOBAL_GENERAL_CFG_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_1_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FCT_GLOBAL_GENERAL_CFG_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_1_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FCT_GLOBAL_GENERAL_CFG_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_1_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FCT_GLOBAL_GENERAL_CFG_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_1_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FCT_GLOBAL_GENERAL_CFG_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_1_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FCT_GLOBAL_GENERAL_CFG_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_1_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FCT_GLOBAL_GENERAL_CFG_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_2_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCT_GLOBAL_GENERAL_CFG_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_2_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCT_GLOBAL_GENERAL_CFG_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_2_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCT_GLOBAL_GENERAL_CFG_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_2_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc2,
        0,
        3,
        soc_FCT_GLOBAL_GENERAL_CFG_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_2_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc2,
        0,
        3,
        soc_FCT_GLOBAL_GENERAL_CFG_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_2_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCT_GLOBAL_GENERAL_CFG_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_GENERAL_CFG_2_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCT_GLOBAL_GENERAL_CFG_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_MEM_OPTIONSr */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FCT_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_MEM_OPTIONS_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FCT_GLOBAL_MEM_OPTIONS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FCT_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FCT_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_MEM_OPTIONS_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_FCT_GLOBAL_MEM_OPTIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_FCT_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FCT_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FCT_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_GLOBAL_MEM_OPTIONS_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FCT_GLOBAL_MEM_OPTIONS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATIONr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCT_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATION_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCT_GTIMER_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCT_GTIMER_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCT_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCT_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATION_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FCT_GTIMER_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FCT_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATION_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCT_GTIMER_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATION_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCT_GTIMER_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATION_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCT_GTIMER_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCT_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FCT_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_GTIMER_CONFIGURATION_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_FCT_GTIMER_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_GTIMER_CYCLEr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_FCT_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_GTIMER_TRIGGERr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_GTIMER_TRIGGER_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FCT_GTIMER_TRIGGER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_GTIMER_TRIGGER_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_GTIMER_TRIGGER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FCT_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FCT_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_GTIMER_TRIGGER_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_GTIMER_TRIGGER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_GTIMER_TRIGGER_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_GTIMER_TRIGGER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_GTIMER_TRIGGER_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FCT_GTIMER_TRIGGER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FCT_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FCT_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_INDIRECT_COMMANDr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FCT_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FCT_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FCT_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x20,
        0,
        1,
        soc_FCT_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FCT_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTERr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        1,
        soc_FCT_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTER_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_FCT_INTERRUPT_MASK_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        1,
        soc_FCT_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_FCT_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_FCT_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_FCT_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_FCT_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        1,
        soc_FCT_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        1,
        soc_FCT_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTER_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_FCT_INTERRUPT_MASK_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_FCT_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_FCT_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_MASK_REGISTER_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_FCT_INTERRUPT_MASK_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTERr */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FCT_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FCT_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FCT_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FCT_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FCT_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FCT_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FCT_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FCT_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FCT_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FCT_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FCT_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FCT_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FCT_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TESTr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCT_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_INTERRUPT_REGISTER_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCT_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCT_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCT_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCT_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCT_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCT_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCT_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FCT_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTERr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_LOCAL_ROUTE_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_MIN_NUM_OF_LINKS_DROPSr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x127,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_MIN_NUM_OF_LINKS_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_MIN_NUM_OF_LINKS_DROPS_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x127,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_MIN_NUM_OF_LINKS_DROPS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x127,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x127,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x127,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x127,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x127,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x127,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x127,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_MIN_NUM_OF_LINKS_DROPS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_PARITY_ERR_CNTr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCT_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_PARITY_ERR_CNT_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FCT_PARITY_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_PAR_ERR_INITIATEr */
        soc_block_list[73],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCT_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_PAR_ERR_INITIATE_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCT_PAR_ERR_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_PAR_ERR_MEM_MASKr */
        soc_block_list[73],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FCT_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_PAR_ERR_MEM_MASK_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FCT_PAR_ERR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_0085r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_0086r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0086r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_0090r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_0091r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_0092r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_0093r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_REG_0101r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FCT_REG_0101r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_0107r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCT_REG_0107r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_0108r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0108r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_REG_0109r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x109,
        0,
        3,
        soc_FCT_REG_0109r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_REG_0110r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCT_REG_0110r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_0123r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0123r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_0124r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_0085_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_REG_0085_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_0085_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_REG_0085_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_0085_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_REG_0085_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_0086_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0086_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_0086_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0086_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_0086_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0086_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_0090_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0090_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_0090_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0090_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_0090_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0090_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_0091_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0091_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_0091_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0091_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_0091_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0091_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_0092_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0092_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_0092_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0092_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_0092_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0092_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_0093_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0093_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_0093_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0093_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_0093_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0093_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_00B8r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xb8,
        0,
        1,
        soc_FCT_REG_00B8r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_00B9r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xb9,
        SOC_REG_FLAG_RO,
        3,
        soc_FCT_REG_00B9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_00B8_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xb8,
        0,
        1,
        soc_FCT_REG_00B8_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_00B8_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xb8,
        0,
        1,
        soc_FCT_REG_00B8_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_00B8_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xb8,
        0,
        1,
        soc_FCT_REG_00B8_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_00B9_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xb9,
        SOC_REG_FLAG_RO,
        3,
        soc_FCT_REG_00B9_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_00B9_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xb9,
        SOC_REG_FLAG_RO,
        3,
        soc_FCT_REG_00B9_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_00B9_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xb9,
        SOC_REG_FLAG_RO,
        3,
        soc_FCT_REG_00B9_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_00BAr */
        soc_block_list[73],
        soc_genreg,
        1,
        0xba,
        0,
        1,
        soc_FCT_REG_00BAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_00BA_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xba,
        0,
        1,
        soc_FCT_REG_00BA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_00BA_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xba,
        0,
        1,
        soc_FCT_REG_00BA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_00BA_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xba,
        0,
        1,
        soc_FCT_REG_00BA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_00BBr */
        soc_block_list[73],
        soc_genreg,
        1,
        0xbb,
        SOC_REG_FLAG_RO,
        1,
        soc_FCT_REG_00BBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_00BB_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xbb,
        SOC_REG_FLAG_RO,
        1,
        soc_FCT_REG_00BB_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_00BB_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xbb,
        SOC_REG_FLAG_RO,
        1,
        soc_FCT_REG_00BB_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_00BB_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xbb,
        SOC_REG_FLAG_RO,
        1,
        soc_FCT_REG_00BB_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_00C0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc0,
        0,
        1,
        soc_FCT_REG_00C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_00C1r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc1,
        0,
        1,
        soc_FCT_REG_00C1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_00C0_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc0,
        0,
        1,
        soc_FCT_REG_00C0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_00C0_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc0,
        0,
        1,
        soc_FCT_REG_00C0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_00C0_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc0,
        0,
        1,
        soc_FCT_REG_00C0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_00C1_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc1,
        0,
        1,
        soc_FCT_REG_00C1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_00C1_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc1,
        0,
        1,
        soc_FCT_REG_00C1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_00C1_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xc1,
        0,
        1,
        soc_FCT_REG_00C1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_00CEr */
        soc_block_list[73],
        soc_genreg,
        1,
        0xce,
        0,
        1,
        soc_FCT_REG_00CEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_00CE_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xce,
        0,
        1,
        soc_FCT_REG_00CE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_00CE_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xce,
        0,
        1,
        soc_FCT_REG_00CE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_00CE_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xce,
        0,
        1,
        soc_FCT_REG_00CE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_REG_0101_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FCT_REG_0101_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_REG_0101_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FCT_REG_0101_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_REG_0101_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FCT_REG_0101_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_REG_0101_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FCT_REG_0101_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_REG_0101_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FCT_REG_0101_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_REG_0101_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FCT_REG_0101_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_REG_0101_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FCT_REG_0101_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_REG_0101_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FCT_REG_0101_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_0107_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCT_REG_0107_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_0107_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCT_REG_0107_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_0107_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FCT_REG_0107_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_0108_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0108_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_0108_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0108_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_0108_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_0108_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_REG_0109_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x109,
        0,
        3,
        soc_FCT_REG_0109_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_REG_0109_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x109,
        0,
        3,
        soc_FCT_REG_0109_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_REG_0109_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x109,
        0,
        3,
        soc_FCT_REG_0109_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_REG_0109_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x109,
        0,
        3,
        soc_FCT_REG_0109_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_REG_0109_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x109,
        0,
        3,
        soc_FCT_REG_0109_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_REG_0109_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x109,
        0,
        3,
        soc_FCT_REG_0109_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_REG_0109_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x109,
        0,
        3,
        soc_FCT_REG_0109_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_REG_0109_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x109,
        0,
        3,
        soc_FCT_REG_0109_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_010Ar */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_010Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_REG_010A_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_010A_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_010A_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_REG_010A_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_REG_010A_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_REG_010A_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_REG_010A_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_010A_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_010A_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_010A_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_010A_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_REG_010A_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010A_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_REG_010A_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_REG_010A_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_REG_010A_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010A_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_010Br */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_010Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_010B_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_010B_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_010B_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_010B_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_010B_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_010B_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_REG_010Cr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FCT_REG_010Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_REG_010C_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FCT_REG_010C_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_REG_010C_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FCT_REG_010C_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_REG_010C_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FCT_REG_010C_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_REG_010C_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FCT_REG_010C_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_REG_010C_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FCT_REG_010C_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_REG_010C_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FCT_REG_010C_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_REG_010C_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FCT_REG_010C_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_REG_010C_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FCT_REG_010C_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_REG_010Dr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_010Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_REG_010D_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010D_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_010D_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_010D_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_REG_010D_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010D_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_REG_010D_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010D_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_REG_010D_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010D_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_REG_010D_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010D_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_010D_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_010D_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_010D_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_REG_010D_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_REG_010D_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010D_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_REG_010D_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010D_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_REG_010D_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010D_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_REG_010D_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FCT_REG_010D_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_REG_010Fr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10f,
        0,
        1,
        soc_FCT_REG_010Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_REG_010F_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10f,
        0,
        1,
        soc_FCT_REG_010F_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_REG_010F_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10f,
        0,
        1,
        soc_FCT_REG_010F_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_REG_010F_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10f,
        0,
        1,
        soc_FCT_REG_010F_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_REG_010F_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10f,
        0,
        1,
        soc_FCT_REG_010F_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_REG_010F_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10f,
        0,
        1,
        soc_FCT_REG_010F_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_REG_010F_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10f,
        0,
        1,
        soc_FCT_REG_010F_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_REG_010F_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10f,
        0,
        1,
        soc_FCT_REG_010F_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_REG_010F_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x10f,
        0,
        1,
        soc_FCT_REG_010F_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_0123_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0123_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_0123_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0123_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_0123_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0123_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_REG_0124_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_REG_0124_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_REG_0124_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_REG_0124_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_REG_0124_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_REG_0124_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_REG_0124_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_REG_0124_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_REG_0124_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_REG_0124_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_REG_0124_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_REG_0124_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_REG_0124_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MIRROR_ADDRr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MIRROR_ADDR_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_RESERVED_MIRROR_ADDR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MIRROR_ADDR_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_RESERVED_MIRROR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_RESERVED_MIRROR_ADDR_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_RESERVED_MIRROR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MIRROR_ADDR_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_RESERVED_MIRROR_ADDR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_RESERVED_MIRROR_ADDR_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_RESERVED_MIRROR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MIRROR_ADDR_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_RESERVED_MIRROR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MIRROR_ADDR_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FCT_RESERVED_MIRROR_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCDr */
        soc_block_list[73],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCT_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCD_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCT_RESERVED_MTCD_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCT_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCT_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCD_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCT_RESERVED_MTCD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCT_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCT_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCT_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCD_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FCT_RESERVED_MTCD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCPr */
        soc_block_list[73],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCT_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCP_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCT_RESERVED_MTCP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCT_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCT_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCP_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCT_RESERVED_MTCP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCT_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCT_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCT_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_RESERVED_MTCP_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FCT_RESERVED_MTCP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCT_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_1r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCT_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_2r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCT_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_3r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCT_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_0_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCT_RESERVED_SPARE_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_0_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCT_RESERVED_SPARE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_0_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCT_RESERVED_SPARE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_0_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCT_RESERVED_SPARE_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCT_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_0_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCT_RESERVED_SPARE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_0_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCT_RESERVED_SPARE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_0_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FCT_RESERVED_SPARE_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_1_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCT_RESERVED_SPARE_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_1_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCT_RESERVED_SPARE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_1_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCT_RESERVED_SPARE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_1_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCT_RESERVED_SPARE_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCT_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_1_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCT_RESERVED_SPARE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_1_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCT_RESERVED_SPARE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_1_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FCT_RESERVED_SPARE_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_2_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCT_RESERVED_SPARE_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_2_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCT_RESERVED_SPARE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_2_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCT_RESERVED_SPARE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_2_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCT_RESERVED_SPARE_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCT_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_2_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCT_RESERVED_SPARE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_2_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCT_RESERVED_SPARE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_2_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FCT_RESERVED_SPARE_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_3_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCT_RESERVED_SPARE_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCT_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCT_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_3_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCT_RESERVED_SPARE_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCT_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCT_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCT_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_RESERVED_SPARE_3_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FCT_RESERVED_SPARE_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_SBUS_BROADCAST_IDr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCT_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_SBUS_BROADCAST_ID_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCT_SBUS_BROADCAST_ID_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_SBUS_BROADCAST_ID_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCT_SBUS_BROADCAST_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_SBUS_BROADCAST_ID_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCT_SBUS_BROADCAST_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_SBUS_BROADCAST_ID_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCT_SBUS_BROADCAST_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCT_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_SBUS_BROADCAST_ID_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCT_SBUS_BROADCAST_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_SBUS_BROADCAST_ID_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCT_SBUS_BROADCAST_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_SBUS_BROADCAST_ID_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FCT_SBUS_BROADCAST_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAINr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAIN_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCT_SBUS_LAST_IN_CHAIN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAIN_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_SBUS_LAST_IN_CHAIN_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAIN_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCT_SBUS_LAST_IN_CHAIN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAIN_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCT_SBUS_LAST_IN_CHAIN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAIN_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCT_SBUS_LAST_IN_CHAIN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCT_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAIN_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_SBUS_LAST_IN_CHAIN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAIN_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FCT_SBUS_LAST_IN_CHAIN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAIN_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCT_SBUS_LAST_IN_CHAIN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAIN_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCT_SBUS_LAST_IN_CHAIN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAIN_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCT_SBUS_LAST_IN_CHAIN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_SBUS_LAST_IN_CHAIN_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FCT_SBUS_LAST_IN_CHAIN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTERr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTERr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_CR_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTERr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_FS_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_RTP_CELLS_COUNTERr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_RTP_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_FCT_TRANSMITTED_RTP_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATIONr */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATION_BCM8206_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATION_BCM88202_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATION_BCM88375_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATION_BCM88375_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATION_BCM88470_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATION_BCM88470_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATION_BCM88650_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATION_BCM88660_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATION_BCM88675_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATION_BCM88675_B0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATION_BCM88680_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FCT_UNREACHABLE_DESTINATION_BCM88690_A0r */
        soc_block_list[73],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_FCT_UNREACHABLE_DESTINATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FC_DST_PORT_MAPPING_TABLE_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080004,
        0,
        6,
        soc_FC_DST_PORT_MAPPING_TABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x0c520c41, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FC_DST_PORT_MAPPING_TABLE_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080005,
        0,
        6,
        soc_FC_DST_PORT_MAPPING_TABLE_1r_fields,
        SOC_RESET_VAL_DEC(0x18b52507, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FC_DST_PORT_MAPPING_TABLE_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080006,
        0,
        4,
        soc_FC_DST_PORT_MAPPING_TABLE_2r_fields,
        SOC_RESET_VAL_DEC(0x00083dcd, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FC_MAP_DEBUG_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x56008400,
        0,
        2,
        soc_FC_MAP_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FC_MAP_DEBUG_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x56008400,
        0,
        2,
        soc_FC_MAP_DEBUG_TM_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FC_MAP_DEBUG_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x56008400,
        0,
        2,
        soc_FC_MAP_DEBUG_TM_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FC_MAP_TBL2_ECC_ERR1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x52002200,
        0,
        3,
        soc_FC_MAP_TBL2_ECC_ERR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FC_MAP_TBL2_ECC_ERR2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x52002300,
        0,
        3,
        soc_FC_MAP_TBL2_ECC_ERR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FC_MAP_TBL2_ECC_ERR1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x56002400,
        0,
        3,
        soc_FC_MAP_TBL2_ECC_ERR1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FC_MAP_TBL2_ECC_ERR2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x56002500,
        0,
        3,
        soc_FC_MAP_TBL2_ECC_ERR1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FC_STTB_BITWR_ENABLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x56010000,
        0,
        1,
        soc_FC_STTB_BITWR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FC_STTB_BITWR_ENABLE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x56010000,
        0,
        1,
        soc_FC_STTB_BITWR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_ECC_1B_ERR_CNTr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_ECC_1B_ERR_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_1B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_ECC_1B_ERR_CNT_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_1B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_ECC_2B_ERR_CNTr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_ECC_2B_ERR_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_2B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_ECC_2B_ERR_CNT_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_ECC_2B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_INITIATEr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa4,
        0,
        9,
        soc_FDA_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_INITIATE_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa4,
        0,
        9,
        soc_FDA_ECC_ERR_1B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_INITIATE_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa4,
        0,
        9,
        soc_FDA_ECC_ERR_1B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_INITIATE_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa4,
        0,
        9,
        soc_FDA_ECC_ERR_1B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_INITIATE_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa4,
        0,
        6,
        soc_FDA_ECC_ERR_1B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_INITIATE_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa4,
        0,
        6,
        soc_FDA_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_INITIATE_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa4,
        0,
        9,
        soc_FDA_ECC_ERR_1B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_INITIATE_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FDA_ECC_ERR_1B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_INITIATE_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        44,
        soc_FDA_ECC_ERR_1B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9a,
        0,
        9,
        soc_FDA_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9a,
        0,
        9,
        soc_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9a,
        0,
        9,
        soc_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9a,
        0,
        9,
        soc_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9a,
        0,
        6,
        soc_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9a,
        0,
        6,
        soc_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9a,
        0,
        9,
        soc_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9a,
        0,
        27,
        soc_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        44,
        soc_FDA_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_INITIATEr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa6,
        0,
        9,
        soc_FDA_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_INITIATE_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa6,
        0,
        9,
        soc_FDA_ECC_ERR_2B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_INITIATE_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa6,
        0,
        9,
        soc_FDA_ECC_ERR_2B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_INITIATE_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa6,
        0,
        9,
        soc_FDA_ECC_ERR_2B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_INITIATE_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa6,
        0,
        6,
        soc_FDA_ECC_ERR_2B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_INITIATE_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa6,
        0,
        6,
        soc_FDA_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_INITIATE_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa6,
        0,
        9,
        soc_FDA_ECC_ERR_2B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_INITIATE_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FDA_ECC_ERR_2B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_INITIATE_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        44,
        soc_FDA_ECC_ERR_2B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9c,
        0,
        9,
        soc_FDA_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9c,
        0,
        9,
        soc_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9c,
        0,
        9,
        soc_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9c,
        0,
        9,
        soc_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9c,
        0,
        6,
        soc_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9c,
        0,
        6,
        soc_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9c,
        0,
        9,
        soc_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9c,
        0,
        27,
        soc_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        44,
        soc_FDA_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTERr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDA_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDA_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDA_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_IPTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x168,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_IPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_IPT_0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x13c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_IPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_IPT_1r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x140,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_IPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_IPT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x168,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_IPT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_IPT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x168,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_IPT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_IPT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x168,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_IPT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_IPT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x15c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_IPT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_IPT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x15c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_IPT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_IPT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x168,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_IPT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_IPT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x168,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_IPT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_MESHMCr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x16c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_MESHMCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_MESHMC_0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x144,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_MESHMC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_MESHMC_1r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x148,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_MESHMC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x16c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x16c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x16c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x15e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x15e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x16c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x16c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_MESHMC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_TDMr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_TDMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_TDM_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_TDM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x14c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_IN_CNT_TDM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x182,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x184,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x162,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x162,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x152,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x182,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x182,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x182,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x182,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x182,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x154,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x184,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x184,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x184,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x184,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x184,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x156,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_IPTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_IPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_IPT_0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x14e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_IPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_IPT_1r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x150,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_IPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x17e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_IPT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_MESHMCr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x186,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_MESHMCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_MESHMC_0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x158,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_MESHMC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_MESHMC_1r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_MESHMC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x186,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x186,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x186,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x165,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x165,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x186,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x186,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_MESHMC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_TDMr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x188,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_TDMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x188,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x188,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x188,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x166,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x166,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x188,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x188,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_CELLS_OUT_CNT_TDM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x192,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x192,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x192,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x192,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x192,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x192,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x194,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x194,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x194,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x194,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x194,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x194,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x196,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x196,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x196,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x196,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x196,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x196,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x198,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x198,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x198,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x198,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x198,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x198,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_0_OVF_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_0_OVF_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_0_OVF_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_0_OVF_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_0_OVF_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_0_OVF_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_0_OVF_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_0_OVF_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_0_OVF_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_0_OVF_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_0_OVF_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_0_OVF_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_1_OVF_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_1_OVF_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_1_OVF_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_1_OVF_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_1_OVF_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_1_OVF_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_1_OVF_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_1_OVF_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_1_OVF_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_1_OVF_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_1_OVF_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_1_OVF_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_2_OVF_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_2_OVF_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_2_OVF_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_2_OVF_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_2_OVF_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_2_OVF_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_2_OVF_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_2_OVF_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_2_OVF_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_2_OVF_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_2_OVF_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_2_OVF_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_DROP_CNT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x159,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_FAB_DROP_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_DROP_CNT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x159,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_FAB_DROP_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_FAB_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_FIFOS_WMr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x162,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_EGQ_FAB_FIFOS_WMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_FIFOS_WM_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x162,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_EGQ_FAB_FIFOS_WM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_FIFOS_WM_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x162,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_EGQ_FAB_FIFOS_WM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_FIFOS_WM_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x162,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_EGQ_FAB_FIFOS_WM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_FIFOS_WM_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x162,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_EGQ_FAB_FIFOS_WM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_FAB_FIFOS_WM_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x162,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_EGQ_FAB_FIFOS_WM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_IPT_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x159,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_IPT_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_IPT_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x159,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_IPT_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_IPT_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x159,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_IPT_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_IPT_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x159,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_IPT_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_IPT_DROP_CNT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x156,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_IPT_DROP_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_IPT_DROP_CNT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x156,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_IPT_DROP_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_IPT_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x159,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_IPT_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_IPT_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x159,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_IPT_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_IPT_FIFOS_WMr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x138,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_IPT_FIFOS_WMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_0_OVF_DROP_COUNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x16c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_0_OVF_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_0_PRIO_0_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_0_PRIO_0_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_0_PRIO_1_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_0_PRIO_1_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_0_PRIO_2_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x162,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_0_PRIO_2_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_1_OVF_DROP_COUNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x16e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_1_OVF_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_1_PRIO_0_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_1_PRIO_0_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_1_PRIO_1_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x166,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_1_PRIO_1_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_1_PRIO_2_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x168,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_1_PRIO_2_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_DROP_CNT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x158,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_MESHMC_DROP_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_DROP_CNT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x158,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_MESHMC_DROP_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_FIFOS_WMr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x136,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_FIFOS_WMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_FIFO_WMr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_MESHMC_FIFO_WMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_FIFO_WM_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_MESHMC_FIFO_WM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_FIFO_WM_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_MESHMC_FIFO_WM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_FIFO_WM_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_MESHMC_FIFO_WM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_FIFO_WM_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x15a,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_EGQ_MESHMC_FIFO_WM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_FIFO_WM_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x15a,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_EGQ_MESHMC_FIFO_WM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_FIFO_WM_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_MESHMC_FIFO_WM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_FIFO_WM_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_MESHMC_FIFO_WM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_OVF_DROP_COUNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1b6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_OVF_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1b6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1b6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1b6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1b6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1aa,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_OVF_DROP_COUNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_0_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_0_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_0_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_1_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_1_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x168,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x168,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x19e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_1_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_2_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_2_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x169,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x169,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_MESHMC_PRIO_2_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_RR_THRESHOLDr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x134,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_RR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_DROP_CNT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x157,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_TDM_DROP_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_DROP_CNT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x157,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_TDM_DROP_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x15b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_FIFO_WMr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x166,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_TDM_FIFO_WMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_FIFO_WM_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x166,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_TDM_FIFO_WM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_FIFO_WM_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x166,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_TDM_FIFO_WM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_FIFO_WM_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x166,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_TDM_FIFO_WM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_FIFO_WM_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x15b,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_EGQ_TDM_FIFO_WM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_FIFO_WM_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x15b,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_EGQ_TDM_FIFO_WM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_FIFO_WM_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x166,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_TDM_FIFO_WM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_FIFO_WM_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x166,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_TDM_FIFO_WM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_FIFO_WM_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x13a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_EGQ_TDM_FIFO_WM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_OVF_DROP_COUNTr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_OVF_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x16a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x16a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x1a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x16a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_EGQ_TDM_OVF_DROP_COUNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDA_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDA_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDA_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDA_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDA_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDA_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_ERROR_INITIATION_DATAr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDA_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_ERROR_INITIATION_DATA_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDA_ERROR_INITIATION_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_ERROR_INITIATION_DATA_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDA_ERROR_INITIATION_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_ERROR_INITIATION_DATA_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDA_ERROR_INITIATION_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_ERROR_INITIATION_DATA_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDA_ERROR_INITIATION_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_ERROR_INITIATION_DATA_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDA_ERROR_INITIATION_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_ERROR_INITIATION_DATA_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDA_ERROR_INITIATION_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_ERROR_INITIATION_DATA_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDA_ERROR_INITIATION_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_ERROR_INITIATION_DATA_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDA_ERROR_INITIATION_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FABRIC_18_18r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x155,
        0,
        1,
        soc_FDA_FABRIC_18_18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FABRIC_18_18_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x155,
        0,
        1,
        soc_FDA_FABRIC_18_18_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FABRIC_18_18_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x155,
        0,
        1,
        soc_FDA_FABRIC_18_18_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FABRIC_18_18_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x155,
        0,
        1,
        soc_FDA_FABRIC_18_18_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FABRIC_18_18_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x155,
        0,
        1,
        soc_FDA_FABRIC_18_18_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FABRIC_24_24r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x155,
        0,
        1,
        soc_FDA_FABRIC_24_24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_1r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x173,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_2r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x175,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_3r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x177,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_1_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x173,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_1_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x173,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_1_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x173,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_1_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x173,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_2_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x175,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_2_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x175,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_2_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x175,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_2_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x175,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_3_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x177,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_3_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x177,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_3_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x177,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_CELLS_IN_CNT_P_3_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x177,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_18_SCH_CELLS_IN_CNT_P_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_WFQ_CFGr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x105,
        0,
        5,
        soc_FDA_FAB_18_SCH_WFQ_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_WFQ_CFG_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x105,
        0,
        5,
        soc_FDA_FAB_18_SCH_WFQ_CFG_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_WFQ_CFG_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x105,
        0,
        5,
        soc_FDA_FAB_18_SCH_WFQ_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_WFQ_CFG_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x105,
        0,
        5,
        soc_FDA_FAB_18_SCH_WFQ_CFG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_WFQ_CFG_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x105,
        0,
        5,
        soc_FDA_FAB_18_SCH_WFQ_CFG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_18_SCH_WFQ_CFG_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_ABOVE_64_BITS,
        11,
        soc_FDA_FAB_18_SCH_WFQ_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_24_SCH_CELLS_IN_CNT_P_1r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x173,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_24_SCH_CELLS_IN_CNT_P_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_24_SCH_CELLS_IN_CNT_P_2r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x175,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_24_SCH_CELLS_IN_CNT_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_24_SCH_CELLS_IN_CNT_P_3r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x177,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_24_SCH_CELLS_IN_CNT_P_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_24_SCH_PIPE_STRICT_PRIOr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x105,
        0,
        2,
        soc_FDA_FAB_24_SCH_PIPE_STRICT_PRIOr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_24_SCH_WFQ_CFGr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_ABOVE_64_BITS,
        11,
        soc_FDA_FAB_24_SCH_WFQ_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_1r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x172,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_2r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x174,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_3r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x176,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_1_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x172,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_1_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x172,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_1_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x172,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_1_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x172,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_2_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x174,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_2_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x174,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_2_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x174,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_2_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x174,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_3_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x176,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_3_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x176,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_3_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x176,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_CELLS_IN_CNT_P_3_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x176,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_36_SCH_CELLS_IN_CNT_P_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_WFQ_CFGr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x106,
        0,
        5,
        soc_FDA_FAB_36_SCH_WFQ_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_WFQ_CFG_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x106,
        0,
        5,
        soc_FDA_FAB_36_SCH_WFQ_CFG_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_WFQ_CFG_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x106,
        0,
        5,
        soc_FDA_FAB_36_SCH_WFQ_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_WFQ_CFG_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x106,
        0,
        5,
        soc_FDA_FAB_36_SCH_WFQ_CFG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_WFQ_CFG_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x106,
        0,
        5,
        soc_FDA_FAB_36_SCH_WFQ_CFG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_36_SCH_WFQ_CFG_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        11,
        soc_FDA_FAB_36_SCH_WFQ_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_48_SCH_CELLS_IN_CNT_P_1r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x172,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_48_SCH_CELLS_IN_CNT_P_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_48_SCH_CELLS_IN_CNT_P_2r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x174,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_48_SCH_CELLS_IN_CNT_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_48_SCH_CELLS_IN_CNT_P_3r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x176,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_48_SCH_CELLS_IN_CNT_P_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_48_SCH_PIPE_STRICT_PRIOr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FDA_FAB_48_SCH_PIPE_STRICT_PRIOr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_48_SCH_WFQ_CFGr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        11,
        soc_FDA_FAB_48_SCH_WFQ_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FAB_MCT_DROP_CNTr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_MCT_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FAB_MCT_DROP_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_MCT_DROP_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FAB_MCT_DROP_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_MCT_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FAB_MCT_DROP_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_MCT_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FAB_MCT_DROP_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_MCT_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FAB_MCT_DROP_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_FAB_MCT_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_FAB_PIPE_STRICT_PRIOr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x103,
        0,
        1,
        soc_FDA_FAB_PIPE_STRICT_PRIOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_FAB_PIPE_STRICT_PRIO_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x103,
        0,
        1,
        soc_FDA_FAB_PIPE_STRICT_PRIO_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FAP_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc3,
        0,
        3,
        soc_FDA_FAP_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FAP_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc4,
        0,
        3,
        soc_FDA_FAP_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THRr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THRr_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THR_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THR_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THR_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THR_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THR_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x12c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x300c0300, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THRr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x115,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THRr_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THR_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x115,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THR_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x115,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THR_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x115,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THR_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x115,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THR_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x12e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x300c0300, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THRr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x117,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THRr_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THR_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x117,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THR_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x117,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THR_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x117,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THR_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x117,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x20080200, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THR_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x300c0300, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONINGr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONINGr_fields,
        SOC_RESET_VAL_DEC(0x00058900, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONING_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONING_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00058900, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONING_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONING_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00058900, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONING_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONING_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00058900, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONING_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONING_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00058900, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONING_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x114,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONING_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00084980, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABRIC_RCIr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_FDA_EGQ_FABRIC_RCIr_fields,
        SOC_RESET_VAL_DEC(0x000004c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABRIC_RCI_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_FDA_EGQ_FABRIC_RCI_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000004c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABRIC_RCI_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_FDA_EGQ_FABRIC_RCI_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000004c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABRIC_RCI_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_FDA_EGQ_FABRIC_RCI_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000004c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABRIC_RCI_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_FDA_EGQ_FABRIC_RCI_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000004c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FABRIC_RCI_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x11a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FDA_FDA_EGQ_FABRIC_RCI_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x4c8320c8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FAB_ECC_GENr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FDA_FDA_EGQ_FAB_ECC_GENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_FAB_ECC_INFOr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x172,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        12,
        soc_FDA_FDA_EGQ_FAB_ECC_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_IPT_0_RCIr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x105,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_IPT_0_RCIr_fields,
        SOC_RESET_VAL_DEC(0x00a0a0a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_IPT_1_RCIr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_IPT_1_RCIr_fields,
        SOC_RESET_VAL_DEC(0x00a0a0a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_IPT_ALM_FULL_THr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDA_FDA_EGQ_IPT_ALM_FULL_THr_fields,
        SOC_RESET_VAL_DEC(0x0000a0a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_MESHMC_0_PRIO_DROP_THRr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x12b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_MESHMC_0_PRIO_DROP_THRr_fields,
        SOC_RESET_VAL_DEC(0x00808080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_MESHMC_1_PRIO_DROP_THRr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_MESHMC_1_PRIO_DROP_THRr_fields,
        SOC_RESET_VAL_DEC(0x00808080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THRr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x119,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THRr_fields,
        SOC_RESET_VAL_DEC(0x00193264, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x119,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00193264, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x119,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00193264, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x119,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00193264, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10d,
        0,
        3,
        soc_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00808080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10d,
        0,
        3,
        soc_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00808080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x119,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00193264, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x132,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00193264, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPINGr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00c72717, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7f7f7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00c72717, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7f7f7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00c72717, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7f7f7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00c72717, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7f7f7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00c72717, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7f7f7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x116,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00c72717, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7f7f7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_STRICT_PRIO_PIPEr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_FDA_EGQ_STRICT_PRIO_PIPEr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_WFQr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FDA_FDA_EGQ_WFQr_fields,
        SOC_RESET_VAL_DEC(0x022850af, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_WFQ_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FDA_FDA_EGQ_WFQ_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x022850af, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_WFQ_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FDA_FDA_EGQ_WFQ_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x022850af, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_WFQ_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FDA_FDA_EGQ_WFQ_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x022850af, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_WFQ_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_ABOVE_64_BITS,
        13,
        soc_FDA_FDA_EGQ_WFQ_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_WFQ_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_ABOVE_64_BITS,
        13,
        soc_FDA_FDA_EGQ_WFQ_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_WFQ_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FDA_FDA_EGQ_WFQ_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x022850af, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_WFQ_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x11c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        12,
        soc_FDA_FDA_EGQ_WFQ_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_EGQ_WFQ_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        12,
        soc_FDA_FDA_EGQ_WFQ_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FDA_ENABLERSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x100,
        0,
        3,
        soc_FDA_FDA_ENABLERSr_fields,
        SOC_RESET_VAL_DEC(0x0000002c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FDA_ENABLERS_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x100,
        0,
        3,
        soc_FDA_FDA_ENABLERS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000002c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FDA_ENABLERS_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x100,
        0,
        3,
        soc_FDA_FDA_ENABLERS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000002c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FDA_ENABLERS_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x100,
        0,
        3,
        soc_FDA_FDA_ENABLERS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000002c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_FDA_ENABLERS_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FDA_FDA_ENABLERS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_FDA_ENABLERS_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FDA_FDA_ENABLERS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FDA_ENABLERS_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x100,
        0,
        3,
        soc_FDA_FDA_ENABLERS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000002c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FDA_ENABLERS_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x100,
        0,
        2,
        soc_FDA_FDA_ENABLERS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_ENABLERS_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FDA_FDA_ENABLERS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FDA_MESHMC_FC_ENr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x157,
        0,
        1,
        soc_FDA_FDA_MESHMC_FC_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FDA_MESHMC_FC_EN_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x157,
        0,
        1,
        soc_FDA_FDA_MESHMC_FC_EN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FDA_MESHMC_FC_EN_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x157,
        0,
        1,
        soc_FDA_FDA_MESHMC_FC_EN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FDA_MESHMC_FC_EN_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x157,
        0,
        1,
        soc_FDA_FDA_MESHMC_FC_EN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_FDA_MESHMC_FC_EN_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x154,
        0,
        1,
        soc_FDA_FDA_MESHMC_FC_EN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_FDA_MESHMC_FC_EN_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x154,
        0,
        1,
        soc_FDA_FDA_MESHMC_FC_EN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FDA_MESHMC_FC_EN_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x157,
        0,
        1,
        soc_FDA_FDA_MESHMC_FC_EN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FDA_MESHMC_FC_EN_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x157,
        0,
        1,
        soc_FDA_FDA_MESHMC_FC_EN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_MESHMC_FC_EN_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x132,
        0,
        1,
        soc_FDA_FDA_MESHMC_FC_EN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_ENr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x156,
        0,
        1,
        soc_FDA_FDA_TDM_FC_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_EN_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x156,
        0,
        1,
        soc_FDA_FDA_TDM_FC_EN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_EN_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x156,
        0,
        1,
        soc_FDA_FDA_TDM_FC_EN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_EN_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x156,
        0,
        1,
        soc_FDA_FDA_TDM_FC_EN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_EN_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x153,
        0,
        1,
        soc_FDA_FDA_TDM_FC_EN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_EN_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x153,
        0,
        1,
        soc_FDA_FDA_TDM_FC_EN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_EN_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x156,
        0,
        1,
        soc_FDA_FDA_TDM_FC_EN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_EN_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x156,
        0,
        1,
        soc_FDA_FDA_TDM_FC_EN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_EN_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x131,
        0,
        1,
        soc_FDA_FDA_TDM_FC_EN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_THRr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x152,
        0,
        1,
        soc_FDA_FDA_TDM_FC_THRr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_THR_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x152,
        0,
        1,
        soc_FDA_FDA_TDM_FC_THR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_THR_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x152,
        0,
        1,
        soc_FDA_FDA_TDM_FC_THR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_THR_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x152,
        0,
        1,
        soc_FDA_FDA_TDM_FC_THR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_THR_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x152,
        0,
        1,
        soc_FDA_FDA_TDM_FC_THR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_THR_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x152,
        0,
        1,
        soc_FDA_FDA_TDM_FC_THR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_FDA_TDM_FC_THR_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x130,
        0,
        1,
        soc_FDA_FDA_TDM_FC_THR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDA_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDA_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_1_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDA_GLOBAL_GENERAL_CFG_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_1_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDA_GLOBAL_GENERAL_CFG_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_1_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDA_GLOBAL_GENERAL_CFG_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_1_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDA_GLOBAL_GENERAL_CFG_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_1_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDA_GLOBAL_GENERAL_CFG_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_1_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDA_GLOBAL_GENERAL_CFG_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_1_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDA_GLOBAL_GENERAL_CFG_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_2_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDA_GLOBAL_GENERAL_CFG_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_2_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDA_GLOBAL_GENERAL_CFG_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_2_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDA_GLOBAL_GENERAL_CFG_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_2_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc2,
        0,
        3,
        soc_FDA_GLOBAL_GENERAL_CFG_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_2_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc2,
        0,
        3,
        soc_FDA_GLOBAL_GENERAL_CFG_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_2_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDA_GLOBAL_GENERAL_CFG_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_GENERAL_CFG_2_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDA_GLOBAL_GENERAL_CFG_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_MEM_OPTIONSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDA_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_MEM_OPTIONS_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDA_GLOBAL_MEM_OPTIONS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDA_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDA_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_MEM_OPTIONS_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_FDA_GLOBAL_MEM_OPTIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_FDA_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDA_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDA_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_GLOBAL_MEM_OPTIONS_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDA_GLOBAL_MEM_OPTIONS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_GTIMER_CONFIGURATIONr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDA_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_GTIMER_CONFIGURATION_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDA_GTIMER_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDA_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDA_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_GTIMER_CONFIGURATION_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FDA_GTIMER_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FDA_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDA_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDA_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_GTIMER_CONFIGURATION_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_FDA_GTIMER_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_GTIMER_CYCLEr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_FDA_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_GTIMER_TRIGGERr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_GTIMER_TRIGGER_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_GTIMER_TRIGGER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMANDr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDA_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDA_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_ADDRESS_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDA_INDIRECT_COMMAND_ADDRESS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDA_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDA_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDA_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDA_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDA_INDIRECT_COMMAND_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDA_INDIRECT_COMMAND_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDA_INDIRECT_COMMAND_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDA_INDIRECT_COMMAND_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDA_INDIRECT_COMMAND_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDA_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_DATA_INCREMENT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDA_INDIRECT_COMMAND_DATA_INCREMENT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDA_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDA_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDA_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDA_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDA_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_RD_DATA_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDA_INDIRECT_COMMAND_RD_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDA_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDA_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDA_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDA_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDA_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_WIDE_MEM_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDA_INDIRECT_COMMAND_WIDE_MEM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDA_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDA_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDA_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDA_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDA_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_WR_DATA_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDA_INDIRECT_COMMAND_WR_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDA_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDA_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDA_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDA_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDA_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_FORCE_BUBBLE_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDA_INDIRECT_FORCE_BUBBLE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_FORCE_BUBBLE_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDA_INDIRECT_FORCE_BUBBLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_FORCE_BUBBLE_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDA_INDIRECT_FORCE_BUBBLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_INDIRECT_FORCE_BUBBLE_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDA_INDIRECT_FORCE_BUBBLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_INDIRECT_FORCE_BUBBLE_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDA_INDIRECT_FORCE_BUBBLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_MASK_REGISTERr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        14,
        soc_FDA_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_MASK_REGISTER_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10,
        0,
        14,
        soc_FDA_INTERRUPT_MASK_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10,
        0,
        14,
        soc_FDA_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10,
        0,
        14,
        soc_FDA_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10,
        0,
        16,
        soc_FDA_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10,
        0,
        16,
        soc_FDA_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        14,
        soc_FDA_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10,
        0,
        15,
        soc_FDA_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_MASK_REGISTER_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10,
        0,
        27,
        soc_FDA_INTERRUPT_MASK_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTERr */
        soc_block_list[85],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        14,
        soc_FDA_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        14,
        soc_FDA_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        14,
        soc_FDA_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        14,
        soc_FDA_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        16,
        soc_FDA_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        16,
        soc_FDA_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        14,
        soc_FDA_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        15,
        soc_FDA_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        27,
        soc_FDA_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_TESTr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDA_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDA_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDA_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDA_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDA_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDA_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDA_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDA_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDA_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_PARITY_ERR_CNTr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_PARITY_ERR_CNT_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_PARITY_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_PARITY_ERR_CNT_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_PARITY_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_PARITY_ERR_CNT_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_PARITY_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_PARITY_ERR_CNT_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_PARITY_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_PARITY_ERR_CNT_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_PARITY_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_PARITY_ERR_CNT_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_PARITY_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_PARITY_ERR_CNT_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDA_PARITY_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_PAR_ERR_INITIATEr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDA_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_PAR_ERR_INITIATE_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDA_PAR_ERR_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_PAR_ERR_INITIATE_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDA_PAR_ERR_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_PAR_ERR_INITIATE_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDA_PAR_ERR_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_PAR_ERR_INITIATE_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDA_PAR_ERR_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_PAR_ERR_INITIATE_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDA_PAR_ERR_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_PAR_ERR_INITIATE_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDA_PAR_ERR_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_PAR_ERR_INITIATE_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDA_PAR_ERR_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_PAR_ERR_MEM_MASKr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDA_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_PAR_ERR_MEM_MASK_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDA_PAR_ERR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_PAR_ERR_MEM_MASK_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDA_PAR_ERR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_PAR_ERR_MEM_MASK_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDA_PAR_ERR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_PAR_ERR_MEM_MASK_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDA_PAR_ERR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_PAR_ERR_MEM_MASK_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDA_PAR_ERR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_PAR_ERR_MEM_MASK_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDA_PAR_ERR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_PAR_ERR_MEM_MASK_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDA_PAR_ERR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_P_1_MTM_INITIATE_ECC_1B_ERRORSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1a8,
        0,
        2,
        soc_FDA_P_1_MTM_INITIATE_ECC_1B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_P_1_MTM_INITIATE_ECC_1B_ERRORS_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1a8,
        0,
        2,
        soc_FDA_P_1_MTM_INITIATE_ECC_1B_ERRORS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_P_1_MTM_INITIATE_ECC_1B_ERRORS_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1a8,
        0,
        2,
        soc_FDA_P_1_MTM_INITIATE_ECC_1B_ERRORS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_P_1_MTM_INITIATE_ECC_1B_ERRORS_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1a8,
        0,
        2,
        soc_FDA_P_1_MTM_INITIATE_ECC_1B_ERRORS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_P_1_MTM_INITIATE_ECC_1B_ERRORS_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1a8,
        0,
        2,
        soc_FDA_P_1_MTM_INITIATE_ECC_1B_ERRORS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_P_1_MTM_INITIATE_ECC_2B_ERRORSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ab,
        0,
        2,
        soc_FDA_P_1_MTM_INITIATE_ECC_2B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_P_1_MTM_INITIATE_ECC_2B_ERRORS_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ab,
        0,
        2,
        soc_FDA_P_1_MTM_INITIATE_ECC_2B_ERRORS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_P_1_MTM_INITIATE_ECC_2B_ERRORS_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ab,
        0,
        2,
        soc_FDA_P_1_MTM_INITIATE_ECC_2B_ERRORS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_P_1_MTM_INITIATE_ECC_2B_ERRORS_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ab,
        0,
        2,
        soc_FDA_P_1_MTM_INITIATE_ECC_2B_ERRORS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_P_1_MTM_INITIATE_ECC_2B_ERRORS_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ab,
        0,
        2,
        soc_FDA_P_1_MTM_INITIATE_ECC_2B_ERRORS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_P_1_PSM_ECC_1B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ae,
        0,
        6,
        soc_FDA_P_1_PSM_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_P_1_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ae,
        0,
        6,
        soc_FDA_P_1_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_P_1_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ae,
        0,
        6,
        soc_FDA_P_1_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_P_1_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ae,
        0,
        6,
        soc_FDA_P_1_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_P_1_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ae,
        0,
        6,
        soc_FDA_P_1_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_P_1_PSM_ECC_2B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b1,
        0,
        6,
        soc_FDA_P_1_PSM_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_P_1_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b1,
        0,
        6,
        soc_FDA_P_1_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_P_1_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b1,
        0,
        6,
        soc_FDA_P_1_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_P_1_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b1,
        0,
        6,
        soc_FDA_P_1_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_P_1_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b1,
        0,
        6,
        soc_FDA_P_1_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_P_2_MTM_INITIATE_ECC_1B_ERRORSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1a9,
        0,
        2,
        soc_FDA_P_2_MTM_INITIATE_ECC_1B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_P_2_MTM_INITIATE_ECC_1B_ERRORS_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1a9,
        0,
        2,
        soc_FDA_P_2_MTM_INITIATE_ECC_1B_ERRORS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_P_2_MTM_INITIATE_ECC_1B_ERRORS_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1a9,
        0,
        2,
        soc_FDA_P_2_MTM_INITIATE_ECC_1B_ERRORS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_P_2_MTM_INITIATE_ECC_1B_ERRORS_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1a9,
        0,
        2,
        soc_FDA_P_2_MTM_INITIATE_ECC_1B_ERRORS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_P_2_MTM_INITIATE_ECC_1B_ERRORS_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1a9,
        0,
        2,
        soc_FDA_P_2_MTM_INITIATE_ECC_1B_ERRORS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_P_2_MTM_INITIATE_ECC_2B_ERRORSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ac,
        0,
        2,
        soc_FDA_P_2_MTM_INITIATE_ECC_2B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_P_2_MTM_INITIATE_ECC_2B_ERRORS_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ac,
        0,
        2,
        soc_FDA_P_2_MTM_INITIATE_ECC_2B_ERRORS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_P_2_MTM_INITIATE_ECC_2B_ERRORS_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ac,
        0,
        2,
        soc_FDA_P_2_MTM_INITIATE_ECC_2B_ERRORS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_P_2_MTM_INITIATE_ECC_2B_ERRORS_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ac,
        0,
        2,
        soc_FDA_P_2_MTM_INITIATE_ECC_2B_ERRORS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_P_2_MTM_INITIATE_ECC_2B_ERRORS_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ac,
        0,
        2,
        soc_FDA_P_2_MTM_INITIATE_ECC_2B_ERRORS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_P_2_PSM_ECC_1B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1af,
        0,
        6,
        soc_FDA_P_2_PSM_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_P_2_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1af,
        0,
        6,
        soc_FDA_P_2_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_P_2_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1af,
        0,
        6,
        soc_FDA_P_2_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_P_2_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1af,
        0,
        6,
        soc_FDA_P_2_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_P_2_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1af,
        0,
        6,
        soc_FDA_P_2_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_P_2_PSM_ECC_2B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b2,
        0,
        6,
        soc_FDA_P_2_PSM_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_P_2_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b2,
        0,
        6,
        soc_FDA_P_2_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_P_2_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b2,
        0,
        6,
        soc_FDA_P_2_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_P_2_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b2,
        0,
        6,
        soc_FDA_P_2_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_P_2_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b2,
        0,
        6,
        soc_FDA_P_2_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_P_3_MTM_INITIATE_ECC_1B_ERRORSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1aa,
        0,
        2,
        soc_FDA_P_3_MTM_INITIATE_ECC_1B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_P_3_MTM_INITIATE_ECC_1B_ERRORS_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1aa,
        0,
        2,
        soc_FDA_P_3_MTM_INITIATE_ECC_1B_ERRORS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_P_3_MTM_INITIATE_ECC_1B_ERRORS_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1aa,
        0,
        2,
        soc_FDA_P_3_MTM_INITIATE_ECC_1B_ERRORS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_P_3_MTM_INITIATE_ECC_1B_ERRORS_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1aa,
        0,
        2,
        soc_FDA_P_3_MTM_INITIATE_ECC_1B_ERRORS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_P_3_MTM_INITIATE_ECC_1B_ERRORS_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1aa,
        0,
        2,
        soc_FDA_P_3_MTM_INITIATE_ECC_1B_ERRORS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_P_3_MTM_INITIATE_ECC_2B_ERRORSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ad,
        0,
        2,
        soc_FDA_P_3_MTM_INITIATE_ECC_2B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_P_3_MTM_INITIATE_ECC_2B_ERRORS_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ad,
        0,
        2,
        soc_FDA_P_3_MTM_INITIATE_ECC_2B_ERRORS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_P_3_MTM_INITIATE_ECC_2B_ERRORS_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ad,
        0,
        2,
        soc_FDA_P_3_MTM_INITIATE_ECC_2B_ERRORS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_P_3_MTM_INITIATE_ECC_2B_ERRORS_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ad,
        0,
        2,
        soc_FDA_P_3_MTM_INITIATE_ECC_2B_ERRORS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_P_3_MTM_INITIATE_ECC_2B_ERRORS_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1ad,
        0,
        2,
        soc_FDA_P_3_MTM_INITIATE_ECC_2B_ERRORS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_P_3_PSM_ECC_1B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b0,
        0,
        6,
        soc_FDA_P_3_PSM_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_P_3_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b0,
        0,
        6,
        soc_FDA_P_3_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_P_3_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b0,
        0,
        6,
        soc_FDA_P_3_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_P_3_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b0,
        0,
        6,
        soc_FDA_P_3_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_P_3_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b0,
        0,
        6,
        soc_FDA_P_3_PSM_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_P_3_PSM_ECC_2B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b3,
        0,
        6,
        soc_FDA_P_3_PSM_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_P_3_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b3,
        0,
        6,
        soc_FDA_P_3_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_P_3_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b3,
        0,
        6,
        soc_FDA_P_3_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_P_3_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b3,
        0,
        6,
        soc_FDA_P_3_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_P_3_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x1b3,
        0,
        6,
        soc_FDA_P_3_PSM_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_REG_0101r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0101r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_REG_0102r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0102r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_REG_0103r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0103r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_REG_0104r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0104r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_0107r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_0107r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_0108r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_0108r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_0109r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_0109r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0110r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_0110r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0111r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_0111r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0112r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_0112r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0113r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_0113r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_0115r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x115,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_0115r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_0117r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x117,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_0117r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0118r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x118,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_REG_0118r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_0119r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x119,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_0119r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0122r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x122,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_0122r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0124r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x124,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_0124r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_0125r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x125,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_0125r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0126r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x126,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_0126r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_0127r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x127,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_0127r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0128r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x128,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_0128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_0129r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x129,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_0129r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_0133r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x133,
        0,
        1,
        soc_FDA_REG_0133r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_REG_0150r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x150,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_FDA_REG_0150r_fields,
        SOC_RESET_VAL_DEC(0x0c38080b, 0x00001846)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_0151r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x151,
        0,
        1,
        soc_FDA_REG_0151r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_0152r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x152,
        0,
        1,
        soc_FDA_REG_0152r_fields,
        SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_REG_0153r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x153,
        0,
        1,
        soc_FDA_REG_0153r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_0155r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x155,
        0,
        1,
        soc_FDA_REG_0155r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_REG_0158r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x158,
        0,
        1,
        soc_FDA_REG_0158r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_00Ar */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa,
        SOC_REG_FLAG_INTERRUPT,
        28,
        soc_FDA_REG_00Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_00A_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xa,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        20,
        soc_FDA_REG_00A_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_00Br */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb,
        0,
        28,
        soc_FDA_REG_00Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_00B_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb,
        0,
        20,
        soc_FDA_REG_00B_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_00Cr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc,
        0,
        1,
        soc_FDA_REG_00Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_00C_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xc,
        0,
        1,
        soc_FDA_REG_00C_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_REG_0101_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0101_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_REG_0101_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0101_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_REG_0101_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0101_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_0101_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0101_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_0101_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0101_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_REG_0101_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0101_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0101_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0101_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_0101_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0101_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_REG_0102_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0102_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_REG_0102_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0102_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_REG_0102_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0102_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_0102_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0102_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_0102_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0102_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_REG_0102_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0102_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0102_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0102_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_0102_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0102_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_REG_0103_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0103_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_REG_0103_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0103_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_REG_0103_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0103_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_REG_0103_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0103_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0103_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0103_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_0103_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0103_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_REG_0104_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0104_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_REG_0104_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0104_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_REG_0104_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0104_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_REG_0104_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0104_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0104_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0104_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_0104_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_RO,
        2,
        soc_FDA_REG_0104_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_0107_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_0107_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_0108_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_0108_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_0109_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_0109_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_010Ar */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_010Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_010A_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_010A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_REG_010Br */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_REG_010Br_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_REG_010B_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_REG_010B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_REG_010B_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_REG_010B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_REG_010B_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_REG_010B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_010B_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_010B_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_010B_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_010B_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_REG_010B_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x10b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDA_REG_010B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_010Cr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FDA_REG_010Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_010C_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FDA_REG_010C_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_010C_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FDA_REG_010C_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_010Dr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_FDA_REG_010Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_010Er */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_010Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_010Fr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_RO,
        1,
        soc_FDA_REG_010Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_0113_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        2,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_0113_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_011Br */
        soc_block_list[85],
        soc_genreg,
        2,
        0x11b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_011Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_011Dr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_011Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_011Fr */
        soc_block_list[85],
        soc_genreg,
        2,
        0x11f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FDA_REG_011Fr_fields,
        SOC_RESET_VAL_DEC(0xffff0207, 0x07ffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_012Ar */
        soc_block_list[85],
        soc_genreg,
        2,
        0x12a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDA_REG_012Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_REG_012Fr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x12f,
        0,
        3,
        soc_FDA_REG_012Fr_fields,
        SOC_RESET_VAL_DEC(0x0001830e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_REG_0150_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x150,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_FDA_REG_0150_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c38080b, 0x00001846)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_REG_0150_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x150,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_FDA_REG_0150_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c38080b, 0x00001846)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_REG_0150_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x150,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_FDA_REG_0150_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0c38080b, 0x00001846)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_0150_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x150,
        0,
        4,
        soc_FDA_REG_0150_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x07b1c38f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_0150_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x150,
        0,
        4,
        soc_FDA_REG_0150_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x07b1c38f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_REG_0150_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x150,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_FDA_REG_0150_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0c38080b, 0x00001846)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0150_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x150,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_FDA_REG_0150_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x30e0100b, 0x00006118)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_0151_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x151,
        0,
        1,
        soc_FDA_REG_0151_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_0152_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x152,
        0,
        1,
        soc_FDA_REG_0152_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_REG_0153_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x153,
        0,
        1,
        soc_FDA_REG_0153_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_REG_0153_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x153,
        0,
        1,
        soc_FDA_REG_0153_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_REG_0153_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x153,
        0,
        1,
        soc_FDA_REG_0153_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_REG_0153_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x153,
        0,
        1,
        soc_FDA_REG_0153_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0153_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x153,
        0,
        1,
        soc_FDA_REG_0153_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_0155_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x155,
        0,
        1,
        soc_FDA_REG_0155_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_REG_0158_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x158,
        0,
        1,
        soc_FDA_REG_0158_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_REG_0158_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x158,
        0,
        1,
        soc_FDA_REG_0158_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_REG_0158_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x158,
        0,
        1,
        soc_FDA_REG_0158_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_REG_0158_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x158,
        0,
        1,
        soc_FDA_REG_0158_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_REG_0158_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x158,
        0,
        1,
        soc_FDA_REG_0158_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_REG_016Cr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x16c,
        0,
        1,
        soc_FDA_REG_016Cr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_REG_016C_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x16c,
        0,
        1,
        soc_FDA_REG_016C_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MIRROR_ADDRr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDA_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MIRROR_ADDR_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDA_RESERVED_MIRROR_ADDR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MIRROR_ADDR_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDA_RESERVED_MIRROR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_MIRROR_ADDR_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDA_RESERVED_MIRROR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MIRROR_ADDR_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDA_RESERVED_MIRROR_ADDR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDA_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_MIRROR_ADDR_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDA_RESERVED_MIRROR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MIRROR_ADDR_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDA_RESERVED_MIRROR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MIRROR_ADDR_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDA_RESERVED_MIRROR_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCDr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDA_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCD_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDA_RESERVED_MTCD_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDA_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDA_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCD_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDA_RESERVED_MTCD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDA_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDA_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDA_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCD_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDA_RESERVED_MTCD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCPr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDA_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCP_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDA_RESERVED_MTCP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDA_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDA_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCP_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDA_RESERVED_MTCP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDA_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDA_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDA_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_RESERVED_MTCP_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDA_RESERVED_MTCP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDA_RESERVED_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDA_RESERVED_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDA_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDA_RESERVED_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDA_RESERVED_PCMI_4r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDA_RESERVED_PCMI_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDA_RESERVED_PCMI_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDA_RESERVED_PCMI_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDA_RESERVED_PCMI_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDA_RESERVED_PCMI_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDA_RESERVED_PCMI_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDA_RESERVED_PCMI_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_Sr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_S_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_0_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_S_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_0_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_S_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_0_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_S_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_0_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_S_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_0_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_S_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_0_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_S_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_0_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_Tr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDA_RESERVED_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_T_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDA_RESERVED_PCMI_0_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_T_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDA_RESERVED_PCMI_0_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_T_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDA_RESERVED_PCMI_0_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_T_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDA_RESERVED_PCMI_0_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_T_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDA_RESERVED_PCMI_0_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_T_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDA_RESERVED_PCMI_0_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_0_T_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDA_RESERVED_PCMI_0_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDA_RESERVED_PCMI_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDA_RESERVED_PCMI_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDA_RESERVED_PCMI_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDA_RESERVED_PCMI_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDA_RESERVED_PCMI_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDA_RESERVED_PCMI_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDA_RESERVED_PCMI_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_Sr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_S_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_1_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_S_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_1_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_S_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_1_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_S_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_1_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_S_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_1_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_S_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_1_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_S_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_1_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_Tr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDA_RESERVED_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_T_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDA_RESERVED_PCMI_1_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_T_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDA_RESERVED_PCMI_1_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_T_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDA_RESERVED_PCMI_1_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_T_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDA_RESERVED_PCMI_1_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_T_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDA_RESERVED_PCMI_1_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_T_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDA_RESERVED_PCMI_1_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_1_T_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDA_RESERVED_PCMI_1_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDA_RESERVED_PCMI_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDA_RESERVED_PCMI_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDA_RESERVED_PCMI_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDA_RESERVED_PCMI_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDA_RESERVED_PCMI_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDA_RESERVED_PCMI_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDA_RESERVED_PCMI_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_Sr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_S_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_2_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_S_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_2_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_S_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_2_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_S_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_2_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_S_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_2_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_S_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_2_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_S_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_2_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_Tr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDA_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_T_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDA_RESERVED_PCMI_2_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_T_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDA_RESERVED_PCMI_2_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_T_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDA_RESERVED_PCMI_2_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_T_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDA_RESERVED_PCMI_2_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_T_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDA_RESERVED_PCMI_2_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_T_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDA_RESERVED_PCMI_2_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_2_T_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDA_RESERVED_PCMI_2_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDA_RESERVED_PCMI_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDA_RESERVED_PCMI_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDA_RESERVED_PCMI_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDA_RESERVED_PCMI_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDA_RESERVED_PCMI_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDA_RESERVED_PCMI_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDA_RESERVED_PCMI_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_Sr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_S_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_3_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_S_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_3_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_S_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_3_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_S_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_3_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_S_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_3_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_S_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_3_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_S_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_3_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_Tr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDA_RESERVED_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_T_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDA_RESERVED_PCMI_3_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_T_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDA_RESERVED_PCMI_3_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_T_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDA_RESERVED_PCMI_3_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_T_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDA_RESERVED_PCMI_3_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_T_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDA_RESERVED_PCMI_3_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_T_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDA_RESERVED_PCMI_3_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_3_T_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDA_RESERVED_PCMI_3_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDA_RESERVED_PCMI_4_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDA_RESERVED_PCMI_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDA_RESERVED_PCMI_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDA_RESERVED_PCMI_4_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDA_RESERVED_PCMI_4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDA_RESERVED_PCMI_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDA_RESERVED_PCMI_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_Sr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_4_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_S_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_4_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_S_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_4_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_S_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_4_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_S_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_4_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_S_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_4_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_S_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_4_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_S_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDA_RESERVED_PCMI_4_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_Tr */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDA_RESERVED_PCMI_4_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_T_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDA_RESERVED_PCMI_4_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_T_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDA_RESERVED_PCMI_4_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_T_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDA_RESERVED_PCMI_4_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_T_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDA_RESERVED_PCMI_4_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_T_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDA_RESERVED_PCMI_4_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_T_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDA_RESERVED_PCMI_4_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_PCMI_4_T_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDA_RESERVED_PCMI_4_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDA_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_1r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDA_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_2r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDA_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_3r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDA_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_0_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDA_RESERVED_SPARE_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_0_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDA_RESERVED_SPARE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_0_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDA_RESERVED_SPARE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_0_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDA_RESERVED_SPARE_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDA_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_0_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDA_RESERVED_SPARE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_0_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDA_RESERVED_SPARE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_0_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDA_RESERVED_SPARE_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_1_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDA_RESERVED_SPARE_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_1_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDA_RESERVED_SPARE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_1_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDA_RESERVED_SPARE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_1_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDA_RESERVED_SPARE_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDA_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_1_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDA_RESERVED_SPARE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_1_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDA_RESERVED_SPARE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_1_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDA_RESERVED_SPARE_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_2_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDA_RESERVED_SPARE_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_2_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDA_RESERVED_SPARE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_2_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDA_RESERVED_SPARE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_2_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDA_RESERVED_SPARE_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDA_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_2_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDA_RESERVED_SPARE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_2_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDA_RESERVED_SPARE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_2_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDA_RESERVED_SPARE_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_3_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDA_RESERVED_SPARE_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDA_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDA_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_3_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDA_RESERVED_SPARE_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDA_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDA_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDA_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_RESERVED_SPARE_3_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDA_RESERVED_SPARE_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_SBUS_BROADCAST_IDr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDA_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_SBUS_BROADCAST_ID_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDA_SBUS_BROADCAST_ID_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_SBUS_BROADCAST_ID_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDA_SBUS_BROADCAST_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_SBUS_BROADCAST_ID_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDA_SBUS_BROADCAST_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_SBUS_BROADCAST_ID_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDA_SBUS_BROADCAST_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDA_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_SBUS_BROADCAST_ID_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDA_SBUS_BROADCAST_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_SBUS_BROADCAST_ID_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDA_SBUS_BROADCAST_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_SBUS_BROADCAST_ID_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDA_SBUS_BROADCAST_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_SBUS_LAST_IN_CHAINr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDA_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_SBUS_LAST_IN_CHAIN_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDA_SBUS_LAST_IN_CHAIN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_SBUS_LAST_IN_CHAIN_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDA_SBUS_LAST_IN_CHAIN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_SBUS_LAST_IN_CHAIN_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDA_SBUS_LAST_IN_CHAIN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDA_SBUS_LAST_IN_CHAIN_BCM88470_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDA_SBUS_LAST_IN_CHAIN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDA_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDA_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_SBUS_LAST_IN_CHAIN_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDA_SBUS_LAST_IN_CHAIN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_SBUS_LAST_IN_CHAIN_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDA_SBUS_LAST_IN_CHAIN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDA_SBUS_LAST_IN_CHAIN_BCM88690_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDA_SBUS_LAST_IN_CHAIN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDA_SINGLE_FAP_MODE_EGQ_SELr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x154,
        0,
        1,
        soc_FDA_SINGLE_FAP_MODE_EGQ_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDA_SINGLE_FAP_MODE_EGQ_SEL_BCM8206_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x154,
        0,
        1,
        soc_FDA_SINGLE_FAP_MODE_EGQ_SEL_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDA_SINGLE_FAP_MODE_EGQ_SEL_BCM88375_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x154,
        0,
        1,
        soc_FDA_SINGLE_FAP_MODE_EGQ_SEL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDA_SINGLE_FAP_MODE_EGQ_SEL_BCM88375_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x154,
        0,
        1,
        soc_FDA_SINGLE_FAP_MODE_EGQ_SEL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDA_SINGLE_FAP_MODE_EGQ_SEL_BCM88675_B0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x154,
        0,
        1,
        soc_FDA_SINGLE_FAP_MODE_EGQ_SEL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDA_SINGLE_FAP_MODE_EGQ_SEL_BCM88680_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x154,
        0,
        1,
        soc_FDA_SINGLE_FAP_MODE_EGQ_SEL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTALr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x249,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTAL_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x280,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTAL_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTAL_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x249,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTAL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTAL_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x280,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTAL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTAL_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x280,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTAL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTAL_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTAL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTAL_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTAL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTAL_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x249,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTAL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTAL_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x249,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTAL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTAL_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x280,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTAL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTAL_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x280,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTAL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTAL_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTAL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_CELL_IN_CNT_TOTAL_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4ab,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_IN_CNT_TOTAL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_CELL_OUT_CNT_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_OUT_CNT_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_CELL_OUT_CNT_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_OUT_CNT_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_CELL_OUT_CNT_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_OUT_CNT_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_CELL_OUT_CNT_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_OUT_CNT_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_CELL_OUT_CNT_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_OUT_CNT_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_CELL_OUT_CNT_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_OUT_CNT_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_CELL_OUT_CNT_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_OUT_CNT_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_CELL_OUT_CNT_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_CELL_OUT_CNT_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_A_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_A_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_A_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_A_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_A_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_A_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_A_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_A_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_B_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_B_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_B_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_B_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_B_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_B_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_B_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_B_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_C_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x191,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_C_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_C_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x191,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_C_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_C_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x191,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_C_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_D_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_D_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_D_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_D_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_CPU_DATA_CELL_D_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_CPU_DATA_CELL_D_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x305,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x305,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x305,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x305,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x309,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x309,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x309,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_CNT_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x309,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_1B_ERR_CNT_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30d,
        0,
        12,
        soc_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30d,
        0,
        12,
        soc_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30d,
        0,
        12,
        soc_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30d,
        0,
        12,
        soc_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30f,
        0,
        12,
        soc_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30f,
        0,
        12,
        soc_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30f,
        0,
        12,
        soc_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30f,
        0,
        12,
        soc_FDR_ECC_1B_ERR_MONITOR_MEM_MASK_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x307,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x307,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x307,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x307,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_CNT_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_ECC_2B_ERR_CNT_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30e,
        0,
        12,
        soc_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30e,
        0,
        12,
        soc_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30e,
        0,
        12,
        soc_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30e,
        0,
        12,
        soc_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x310,
        0,
        12,
        soc_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x310,
        0,
        12,
        soc_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x310,
        0,
        12,
        soc_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x310,
        0,
        12,
        soc_FDR_ECC_2B_ERR_MONITOR_MEM_MASK_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_INITIATEr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FDR_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_INITIATE_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FDR_ECC_ERR_1B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_INITIATE_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FDR_ECC_ERR_1B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_INITIATE_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FDR_ECC_ERR_1B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_INITIATE_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa4,
        0,
        6,
        soc_FDR_ECC_ERR_1B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_INITIATE_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa4,
        0,
        6,
        soc_FDR_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_INITIATE_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FDR_ECC_ERR_1B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_INITIATE_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FDR_ECC_ERR_1B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_INITIATE_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        65,
        soc_FDR_ECC_ERR_1B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FDR_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9a,
        0,
        6,
        soc_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9a,
        0,
        6,
        soc_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        81,
        soc_FDR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_INITIATEr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FDR_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_INITIATE_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FDR_ECC_ERR_2B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_INITIATE_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FDR_ECC_ERR_2B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_INITIATE_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FDR_ECC_ERR_2B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_INITIATE_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa6,
        0,
        6,
        soc_FDR_ECC_ERR_2B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_INITIATE_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa6,
        0,
        6,
        soc_FDR_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_INITIATE_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FDR_ECC_ERR_2B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_INITIATE_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FDR_ECC_ERR_2B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_INITIATE_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        65,
        soc_FDR_ECC_ERR_2B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FDR_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9c,
        0,
        6,
        soc_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9c,
        0,
        6,
        soc_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        81,
        soc_FDR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTERr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDR_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDR_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDR_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDR_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTERr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x246,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_2_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3d0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3c8,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_CNT_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_ERROR_FILTER_CNT_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_CNT_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_ERROR_FILTER_CNT_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_CNT_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_ERROR_FILTER_CNT_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_CNT_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_ERROR_FILTER_CNT_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_CNT_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_ERROR_FILTER_CNT_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_CNT_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_ERROR_FILTER_CNT_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_CNT_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_ERROR_FILTER_CNT_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_CNT_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_ERROR_FILTER_CNT_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASKr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1bc,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1bc,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_2_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3cc,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_ERROR_FILTER_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_ENr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x236,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_EN_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x240,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_EN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_EN_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x236,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_EN_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_EN_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x240,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_EN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_EN_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x240,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_EN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_EN_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c0,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_EN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_EN_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c0,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_EN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_EN_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x236,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_EN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_EN_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x236,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_EN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_EN_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x240,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_EN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_EN_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x240,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_EN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_EN_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24e,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_EN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ERROR_FILTER_MASK_EN_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3d8,
        0,
        1,
        soc_FDR_ERROR_FILTER_MASK_EN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_ERROR_INITIATION_DATAr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDR_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_ERROR_INITIATION_DATA_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDR_ERROR_INITIATION_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_ERROR_INITIATION_DATA_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDR_ERROR_INITIATION_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_ERROR_INITIATION_DATA_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDR_ERROR_INITIATION_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_ERROR_INITIATION_DATA_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDR_ERROR_INITIATION_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_ERROR_INITIATION_DATA_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDR_ERROR_INITIATION_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_ERROR_INITIATION_DATA_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDR_ERROR_INITIATION_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_ERROR_INITIATION_DATA_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDR_ERROR_INITIATION_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_ERROR_INITIATION_DATA_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDR_ERROR_INITIATION_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FABRIC_18_18r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33f,
        0,
        1,
        soc_FDR_FABRIC_18_18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FABRIC_18_18_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33f,
        0,
        1,
        soc_FDR_FABRIC_18_18_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FABRIC_18_18_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33f,
        0,
        1,
        soc_FDR_FABRIC_18_18_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FABRIC_18_18_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33f,
        0,
        1,
        soc_FDR_FABRIC_18_18_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FABRIC_18_18_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33f,
        0,
        1,
        soc_FDR_FABRIC_18_18_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FABRIC_18_18_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x371,
        0,
        1,
        soc_FDR_FABRIC_18_18_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FABRIC_24_24r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x371,
        0,
        1,
        soc_FDR_FABRIC_24_24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FABRIC_SEPARATE_MODEr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x5f6,
        0,
        1,
        soc_FDR_FABRIC_SEPARATE_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FAP_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc3,
        0,
        3,
        soc_FDR_FAP_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FAP_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc4,
        0,
        3,
        soc_FDR_FAP_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_A_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x252,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_A_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_A_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x252,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_A_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_A_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x252,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_A_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_A_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x252,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_A_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_A_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x254,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_A_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_A_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x254,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_A_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_A_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x254,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_A_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_A_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x254,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_A_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_B_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x253,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_B_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_B_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x253,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_B_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_B_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x253,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_B_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_B_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x253,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_B_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_B_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x255,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_B_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_B_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x255,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_B_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_B_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x255,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_B_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_DISCARD_COUNTER_B_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x255,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_DISCARD_COUNTER_B_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_FDR_FDR_ENABLERS_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x01000800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x162,
        0,
        6,
        soc_FDR_FDR_ENABLERS_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x0000002d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        33,
        soc_FDR_FDR_ENABLERS_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_FDR_FDR_ENABLERS_REGISTER_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x01000800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_FDR_FDR_ENABLERS_REGISTER_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x01000800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_FDR_FDR_ENABLERS_REGISTER_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x01000800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_FDR_FDR_ENABLERS_REGISTER_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x01000800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x103,
        0,
        8,
        soc_FDR_FDR_ENABLERS_REGISTER_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x103,
        0,
        8,
        soc_FDR_FDR_ENABLERS_REGISTER_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_FDR_FDR_ENABLERS_REGISTER_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x01000800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_FDR_FDR_ENABLERS_REGISTER_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x01000800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_FDR_FDR_ENABLERS_REGISTER_1_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x01000800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_FDR_FDR_ENABLERS_REGISTER_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x01000800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x103,
        0,
        8,
        soc_FDR_FDR_ENABLERS_REGISTER_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_1_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14e,
        0,
        8,
        soc_FDR_FDR_ENABLERS_REGISTER_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x102,
        0,
        15,
        soc_FDR_FDR_ENABLERS_REGISTER_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x02000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x162,
        0,
        6,
        soc_FDR_FDR_ENABLERS_REGISTER_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000002d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x102,
        0,
        15,
        soc_FDR_FDR_ENABLERS_REGISTER_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x02000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x102,
        0,
        15,
        soc_FDR_FDR_ENABLERS_REGISTER_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x02000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x104,
        0,
        15,
        soc_FDR_FDR_ENABLERS_REGISTER_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x06000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x104,
        0,
        15,
        soc_FDR_FDR_ENABLERS_REGISTER_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x06000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x162,
        0,
        6,
        soc_FDR_FDR_ENABLERS_REGISTER_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000002d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x162,
        0,
        6,
        soc_FDR_FDR_ENABLERS_REGISTER_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000002d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x102,
        0,
        15,
        soc_FDR_FDR_ENABLERS_REGISTER_2_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x02000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x102,
        0,
        15,
        soc_FDR_FDR_ENABLERS_REGISTER_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x02000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_FDR_FDR_ENABLERS_REGISTER_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000807, 0x00000010)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_2_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14f,
        SOC_REG_FLAG_64_BITS,
        15,
        soc_FDR_FDR_ENABLERS_REGISTER_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000807, 0x00000008)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_3_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        33,
        soc_FDR_FDR_ENABLERS_REGISTER_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_3_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        33,
        soc_FDR_FDR_ENABLERS_REGISTER_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_3_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        33,
        soc_FDR_FDR_ENABLERS_REGISTER_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_3_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        33,
        soc_FDR_FDR_ENABLERS_REGISTER_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_3_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        33,
        soc_FDR_FDR_ENABLERS_REGISTER_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_3_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        33,
        soc_FDR_FDR_ENABLERS_REGISTER_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_ENABLERS_REGISTER_3_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_ABOVE_64_BITS,
        36,
        soc_FDR_FDR_ENABLERS_REGISTER_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_A_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_A_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_A_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_A_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_A_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_A_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_A_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_A_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_A_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x250,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_A_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_A_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x250,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_A_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_A_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x250,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_A_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_A_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x250,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_A_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_B_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_B_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_B_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_B_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_B_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_B_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_B_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_B_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_B_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x251,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_B_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_B_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x251,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_B_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_B_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x251,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_B_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_FIFO_DISCARD_COUNTER_B_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x251,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_FDR_FIFO_DISCARD_COUNTER_B_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x15,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_4r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13,
        0,
        10,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000efe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13,
        0,
        10,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000efe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13,
        0,
        22,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14,
        0,
        10,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000efe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14,
        0,
        10,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000efe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14,
        0,
        22,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x15,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x15,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x15,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x15,
        0,
        10,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000efe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x15,
        0,
        10,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000efe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x15,
        0,
        18,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x15,
        0,
        22,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_GENERALr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x131,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_GENERALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x119,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11a,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11b,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11c,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_4r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11d,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_5r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11e,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_6r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11f,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_7r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x120,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x121,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x122,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x123,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x124,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_4r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x125,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_5r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x126,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_6r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x127,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_7r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x128,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x129,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12a,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12b,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12c,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_4r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12d,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_5r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12e,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_6r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12f,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_7r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x130,
        0,
        8,
        soc_FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000efe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000efe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        22,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_1_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000efe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000efe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        22,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_2_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000efe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000efe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT,
        18,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x06fe06fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT,
        22,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_3_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_4_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_GENERALr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_GENERALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_GENERAL_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14a,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_GENERAL_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_4r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_5r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_6r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_7r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_0_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x132,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_0_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_1_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x133,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_1_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_2_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x134,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_2_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_3_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x135,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_3_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_4_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x136,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_4_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_5_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x137,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_5_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_6_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x138,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_6_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_7_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x139,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_7_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_4r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_5r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_6r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_7r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_0_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13a,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_0_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_1_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13b,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_1_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_2_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13c,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_2_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_3_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13d,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_3_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_4_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13e,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_4_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_5_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13f,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_5_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_6_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x140,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_6_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_7_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x141,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_7_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_4r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_5r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_6r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_7r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x117,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_0_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x142,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_0_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_1_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x143,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_1_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_2_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x144,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_2_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_3_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x145,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_3_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_4_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x146,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_4_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_5_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x147,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_5_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_6_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x148,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_6_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_7_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x149,
        0,
        1,
        soc_FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_7_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FDR_IN_FC_AGING_PERIODr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x5f8,
        0,
        1,
        soc_FDR_FDR_IN_FC_AGING_PERIODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21a,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21a,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21a,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21c,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21c,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21c,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FDR_SCH_RCI_SCORE_WMr */
        soc_block_list[67],
        soc_genreg,
        2,
        0x10e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FDR_FDR_SCH_RCI_SCORE_WMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FDR_SCH_RCI_SCORE_WM_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        2,
        0x10e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FDR_FDR_SCH_RCI_SCORE_WM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FDR_SCH_RCI_SCORE_WM_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        2,
        0x10e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FDR_FDR_SCH_RCI_SCORE_WM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FDR_SCH_RCI_SCORE_WM_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        2,
        0x10e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FDR_FDR_SCH_RCI_SCORE_WM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FDR_SCH_RCI_SCORE_WM_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_FDR_FDR_SCH_RCI_SCORE_WM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FDR_SCH_RCI_SCORE_WM_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_FDR_FDR_SCH_RCI_SCORE_WM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FDR_SCH_RCI_SCORE_WM_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        2,
        0x10e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FDR_FDR_SCH_RCI_SCORE_WM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FDR_SCH_RCI_SCORE_WM_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        2,
        0x114,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FDR_FDR_SCH_RCI_SCORE_WM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINKr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20e,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINK_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20e,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINK_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20e,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINK_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20e,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINK_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20e,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINK_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x19d,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINK_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x19d,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINK_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20e,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINK_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20e,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINK_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20e,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINK_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20e,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINK_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21c,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_FILTER_MATCH_INPUT_LINK_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x34c,
        0,
        4,
        soc_FDR_FILTER_MATCH_INPUT_LINK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDR_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDR_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_1_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDR_GLOBAL_GENERAL_CFG_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_1_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDR_GLOBAL_GENERAL_CFG_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_1_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDR_GLOBAL_GENERAL_CFG_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_1_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDR_GLOBAL_GENERAL_CFG_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_1_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDR_GLOBAL_GENERAL_CFG_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_1_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDR_GLOBAL_GENERAL_CFG_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_1_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDR_GLOBAL_GENERAL_CFG_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_2_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDR_GLOBAL_GENERAL_CFG_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_2_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDR_GLOBAL_GENERAL_CFG_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_2_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDR_GLOBAL_GENERAL_CFG_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_2_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc2,
        0,
        3,
        soc_FDR_GLOBAL_GENERAL_CFG_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_2_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc2,
        0,
        3,
        soc_FDR_GLOBAL_GENERAL_CFG_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_2_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDR_GLOBAL_GENERAL_CFG_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_GENERAL_CFG_2_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDR_GLOBAL_GENERAL_CFG_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_MEM_OPTIONSr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDR_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_MEM_OPTIONS_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDR_GLOBAL_MEM_OPTIONS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDR_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDR_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_MEM_OPTIONS_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_FDR_GLOBAL_MEM_OPTIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_FDR_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDR_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDR_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_GLOBAL_MEM_OPTIONS_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDR_GLOBAL_MEM_OPTIONS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATIONr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDR_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATION_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDR_GTIMER_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDR_GTIMER_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDR_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDR_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATION_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FDR_GTIMER_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FDR_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATION_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDR_GTIMER_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATION_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDR_GTIMER_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATION_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDR_GTIMER_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDR_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDR_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_GTIMER_CONFIGURATION_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_FDR_GTIMER_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_GTIMER_CYCLEr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_FDR_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_GTIMER_TRIGGERr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_GTIMER_TRIGGER_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_GTIMER_TRIGGER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_GTIMER_TRIGGER_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_GTIMER_TRIGGER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_GTIMER_TRIGGER_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_GTIMER_TRIGGER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_GTIMER_TRIGGER_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_GTIMER_TRIGGER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_GTIMER_TRIGGER_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_GTIMER_TRIGGER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADERr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2c1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x31d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2c1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x31d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x31d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2c1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2c1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x31d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x31d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x34f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_FDR_INr */
        soc_block_list[67],
        soc_genreg,
        2,
        0x5ec,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_INBAND_HEADER_FDR_INr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALIDr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2c4,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_VALIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALID_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x321,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_VALID_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALID_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2c4,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_VALID_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALID_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x321,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_VALID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALID_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x321,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_VALID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALID_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_VALID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALID_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_VALID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALID_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2c4,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_VALID_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALID_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2c4,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_VALID_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALID_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x321,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_VALID_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALID_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x321,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_VALID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALID_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x353,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_HEADER_VALID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INBAND_HEADER_VALID_FDR_INr */
        soc_block_list[67],
        soc_genreg,
        2,
        0x5f4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_INBAND_HEADER_VALID_FDR_INr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSBr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2a1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSB_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2fd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_LSB_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSB_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2a1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_LSB_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSB_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2fd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_LSB_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSB_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2fd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_LSB_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSB_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_LSB_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSB_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_LSB_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSB_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2a1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_LSB_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSB_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2a1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_LSB_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSB_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2fd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_LSB_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSB_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2fd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_LSB_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSB_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_LSB_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_LSB_FDR_INr */
        soc_block_list[67],
        soc_genreg,
        2,
        0x5ac,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_INBAND_PAYLOAD_LSB_FDR_INr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSBr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2b1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSB_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_MSB_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSB_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2b1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_MSB_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSB_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_MSB_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSB_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_MSB_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSB_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_MSB_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSB_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_MSB_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSB_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2b1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_MSB_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSB_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2b1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_MSB_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSB_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_MSB_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSB_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x30d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_MSB_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSB_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_INBAND_PAYLOAD_MSB_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INBAND_PAYLOAD_MSB_FDR_INr */
        soc_block_list[67],
        soc_genreg,
        2,
        0x5cc,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_INBAND_PAYLOAD_MSB_FDR_INr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_COMMANDr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDR_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDR_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDR_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_COMMAND_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDR_INDIRECT_COMMAND_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDR_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_COMMAND_WIDE_MEM_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDR_INDIRECT_COMMAND_WIDE_MEM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDR_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INDIRECT_FORCE_BUBBLE_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDR_INDIRECT_FORCE_BUBBLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_1B_ERRORS_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x301,
        0,
        8,
        soc_FDR_INITIATE_ECC_1B_ERRORS_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_1B_ERRORS_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x301,
        0,
        8,
        soc_FDR_INITIATE_ECC_1B_ERRORS_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_1B_ERRORS_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x301,
        0,
        8,
        soc_FDR_INITIATE_ECC_1B_ERRORS_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_1B_ERRORS_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x301,
        0,
        8,
        soc_FDR_INITIATE_ECC_1B_ERRORS_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_1B_ERRORS_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x303,
        0,
        8,
        soc_FDR_INITIATE_ECC_1B_ERRORS_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_1B_ERRORS_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x303,
        0,
        8,
        soc_FDR_INITIATE_ECC_1B_ERRORS_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_1B_ERRORS_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x303,
        0,
        8,
        soc_FDR_INITIATE_ECC_1B_ERRORS_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_1B_ERRORS_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x303,
        0,
        8,
        soc_FDR_INITIATE_ECC_1B_ERRORS_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_2B_ERRORS_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x302,
        0,
        8,
        soc_FDR_INITIATE_ECC_2B_ERRORS_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_2B_ERRORS_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x302,
        0,
        8,
        soc_FDR_INITIATE_ECC_2B_ERRORS_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_2B_ERRORS_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x302,
        0,
        8,
        soc_FDR_INITIATE_ECC_2B_ERRORS_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_2B_ERRORS_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x302,
        0,
        8,
        soc_FDR_INITIATE_ECC_2B_ERRORS_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_2B_ERRORS_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x304,
        0,
        8,
        soc_FDR_INITIATE_ECC_2B_ERRORS_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_2B_ERRORS_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x304,
        0,
        8,
        soc_FDR_INITIATE_ECC_2B_ERRORS_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_2B_ERRORS_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x304,
        0,
        8,
        soc_FDR_INITIATE_ECC_2B_ERRORS_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INITIATE_ECC_2B_ERRORS_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x304,
        0,
        8,
        soc_FDR_INITIATE_ECC_2B_ERRORS_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        3,
        soc_FDR_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11,
        SOC_REG_FLAG_SIGNAL,
        21,
        soc_FDR_INTERRUPT_MASK_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_SIGNAL,
        21,
        soc_FDR_INTERRUPT_MASK_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FDR_INTERRUPT_MASK_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_1_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11,
        SOC_REG_FLAG_SIGNAL,
        21,
        soc_FDR_INTERRUPT_MASK_REGISTER_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_1_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11,
        SOC_REG_FLAG_SIGNAL,
        21,
        soc_FDR_INTERRUPT_MASK_REGISTER_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_1_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11,
        SOC_REG_FLAG_SIGNAL,
        21,
        soc_FDR_INTERRUPT_MASK_REGISTER_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_2_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_SIGNAL,
        21,
        soc_FDR_INTERRUPT_MASK_REGISTER_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_2_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_SIGNAL,
        21,
        soc_FDR_INTERRUPT_MASK_REGISTER_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_2_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_SIGNAL,
        21,
        soc_FDR_INTERRUPT_MASK_REGISTER_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_3_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FDR_INTERRUPT_MASK_REGISTER_3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_3_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FDR_INTERRUPT_MASK_REGISTER_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_3_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x13,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FDR_INTERRUPT_MASK_REGISTER_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        5,
        soc_FDR_INTERRUPT_MASK_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        3,
        soc_FDR_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        5,
        soc_FDR_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        5,
        soc_FDR_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        5,
        soc_FDR_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        5,
        soc_FDR_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        3,
        soc_FDR_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        3,
        soc_FDR_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        5,
        soc_FDR_INTERRUPT_MASK_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        5,
        soc_FDR_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        5,
        soc_FDR_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_MASK_REGISTER_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10,
        0,
        26,
        soc_FDR_INTERRUPT_MASK_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTERr */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        21,
        soc_FDR_INTERRUPT_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        21,
        soc_FDR_INTERRUPT_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        6,
        soc_FDR_INTERRUPT_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_1_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        21,
        soc_FDR_INTERRUPT_REGISTER_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_1_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        21,
        soc_FDR_INTERRUPT_REGISTER_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_1_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        21,
        soc_FDR_INTERRUPT_REGISTER_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_1_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_1_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_1_TEST_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_1_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_1_TEST_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_1_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_1_TEST_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_1_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_2_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        21,
        soc_FDR_INTERRUPT_REGISTER_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_2_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        21,
        soc_FDR_INTERRUPT_REGISTER_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_2_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        21,
        soc_FDR_INTERRUPT_REGISTER_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x46ff06ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_2_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_2_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_2_TEST_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_2_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_2_TEST_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_2_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_2_TEST_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_2_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_3_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        6,
        soc_FDR_INTERRUPT_REGISTER_3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_3_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        6,
        soc_FDR_INTERRUPT_REGISTER_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_3_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        6,
        soc_FDR_INTERRUPT_REGISTER_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_3_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_3_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_3_TEST_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_3_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_3_TEST_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_3_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_3_TEST_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_3_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        5,
        soc_FDR_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDR_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        5,
        soc_FDR_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        5,
        soc_FDR_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_FDR_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_FDR_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDR_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDR_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        5,
        soc_FDR_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        5,
        soc_FDR_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        5,
        soc_FDR_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        26,
        soc_FDR_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TESTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDR_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDR_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDR_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDR_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDR_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDR_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDR_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDR_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDR_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_LINK_FIFO_CONFIGr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33b,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_FDR_LINK_FIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x4f83e0f8, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_LINK_FIFO_PIPE_PARTITIONr */
        soc_block_list[67],
        soc_genreg,
        2,
        0x33e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_LINK_FIFO_PIPE_PARTITIONr_fields,
        SOC_RESET_VAL_DEC(0x000558aa, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_LINK_FIFO_STATUS_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        36,
        0x259,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_LINK_FIFO_STATUS_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_LINK_FIFO_STATUS_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x259,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_LINK_FIFO_STATUS_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_LINK_FIFO_STATUS_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x259,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_LINK_FIFO_STATUS_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_LINK_FIFO_STATUS_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x259,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_LINK_FIFO_STATUS_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_LINK_FIFO_STATUS_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        36,
        0x27d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_LINK_FIFO_STATUS_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_LINK_FIFO_STATUS_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x27d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_LINK_FIFO_STATUS_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_LINK_FIFO_STATUS_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x27d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_LINK_FIFO_STATUS_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_LINK_FIFO_STATUS_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x27d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_LINK_FIFO_STATUS_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_LINK_FIFO_TYPE_BMPr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33d,
        0,
        1,
        soc_FDR_LINK_FIFO_TYPE_BMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_LINK_LEVEL_FLOW_CONTROLr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20d,
        0,
        2,
        soc_FDR_LINK_LEVEL_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000178, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_LINK_LEVEL_FLOW_CONTROL_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20d,
        0,
        4,
        soc_FDR_LINK_LEVEL_FLOW_CONTROL_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fcff78, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20d,
        0,
        2,
        soc_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000178, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20d,
        0,
        4,
        soc_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fcff78, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20d,
        0,
        4,
        soc_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x03fcff78, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x19c,
        0,
        4,
        soc_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x02fcbf58, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x19c,
        0,
        4,
        soc_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x02fcbf58, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20d,
        0,
        2,
        soc_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000178, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20d,
        0,
        2,
        soc_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000178, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20d,
        0,
        4,
        soc_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fcff78, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20d,
        0,
        4,
        soc_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x03fcff78, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21b,
        0,
        4,
        soc_FDR_LINK_LEVEL_FLOW_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fcff78, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x218,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x218,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x218,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x218,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x218,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x216,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x216,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x216,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x227,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x218,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x218,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x218,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_MAC_N_P_1r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x368,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_MAC_N_P_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_MAC_N_P_2r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x370,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_MAC_N_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_CHANGED_FROM_MAC_N_P_3r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x378,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_LINK_UP_STATUS_CHANGED_FROM_MAC_N_P_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a1,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a1,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x220,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x216,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a2,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a2,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x222,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x216,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x216,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x216,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a3,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a3,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x216,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x224,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_P_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRA_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRA_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_P_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_P_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_P_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_P_2_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_P_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_P_2_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_P_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_P_2_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_P_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_P_2_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_P_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_P_2_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_P_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_P_3_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_P_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_P_3_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_P_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_P_3_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_P_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_P_3_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_P_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_P_3_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x225,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_P_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_FDRB_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_FDRB_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_MAC_N_P_1r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x350,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_MAC_N_P_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_MAC_N_P_2r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x358,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_MAC_N_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_LINK_UP_STATUS_FROM_MAC_N_P_3r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x360,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_LINK_UP_STATUS_FROM_MAC_N_P_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_LOCAL_FIFO_RCI_LEVELr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x225,
        0,
        2,
        soc_FDR_LOCAL_FIFO_RCI_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_LOCAL_FIFO_RCI_LEVEL_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x225,
        0,
        2,
        soc_FDR_LOCAL_FIFO_RCI_LEVEL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_LOCAL_FIFO_RCI_LEVEL_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x225,
        0,
        2,
        soc_FDR_LOCAL_FIFO_RCI_LEVEL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_LOCAL_FIFO_RCI_LEVEL_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x225,
        0,
        2,
        soc_FDR_LOCAL_FIFO_RCI_LEVEL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_OFM_CLASS_DROP_THr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x349,
        SOC_REG_FLAG_ABOVE_64_BITS,
        8,
        soc_FDR_OFM_CLASS_DROP_THr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_OFM_CORE_FIFO_CONFIGr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x346,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FDR_OFM_CORE_FIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xd07d07d0, 0x00000047)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_OFM_FIFO_PIPE_PARTITIONr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x348,
        0,
        2,
        soc_FDR_OFM_FIFO_PIPE_PARTITIONr_fields,
        SOC_RESET_VAL_DEC(0x005582aa, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_PARITY_ERR_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_PARITY_ERR_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_PARITY_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_PARITY_ERR_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_PARITY_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_PARITY_ERR_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_PARITY_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_PARITY_ERR_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_PARITY_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_PARITY_ERR_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_PARITY_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_PARITY_ERR_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_PARITY_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_PARITY_ERR_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_PARITY_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_PAR_ERR_INITIATEr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDR_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_PAR_ERR_INITIATE_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDR_PAR_ERR_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_PAR_ERR_INITIATE_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDR_PAR_ERR_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_PAR_ERR_INITIATE_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDR_PAR_ERR_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_PAR_ERR_INITIATE_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDR_PAR_ERR_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_PAR_ERR_INITIATE_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDR_PAR_ERR_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_PAR_ERR_INITIATE_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDR_PAR_ERR_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_PAR_ERR_INITIATE_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDR_PAR_ERR_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PAR_ERR_INITIATE_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDR_PAR_ERR_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_PAR_ERR_MEM_MASKr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDR_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_PAR_ERR_MEM_MASK_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDR_PAR_ERR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_PAR_ERR_MEM_MASK_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDR_PAR_ERR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_PAR_ERR_MEM_MASK_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDR_PAR_ERR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_PAR_ERR_MEM_MASK_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDR_PAR_ERR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_PAR_ERR_MEM_MASK_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDR_PAR_ERR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_PAR_ERR_MEM_MASK_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDR_PAR_ERR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_PAR_ERR_MEM_MASK_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDR_PAR_ERR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PAR_ERR_MEM_MASK_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDR_PAR_ERR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PCMI_0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDR_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PCMI_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDR_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PCMI_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDR_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PCMI_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDR_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PCMI_0_Sr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PCMI_0_Tr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDR_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PCMI_1_Sr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PCMI_1_Tr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDR_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PCMI_2_Sr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PCMI_2_Tr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDR_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PCMI_3_Sr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PCMI_3_Tr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDR_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_CELLS_COUNTER_PRIMARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_PROGRAMMABLE_CELLS_COUNTER_PRIMARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_CELLS_COUNTER_PRIMARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_PROGRAMMABLE_CELLS_COUNTER_PRIMARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_CELLS_COUNTER_PRIMARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_PROGRAMMABLE_CELLS_COUNTER_PRIMARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_CELLS_COUNTER_PRIMARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_PROGRAMMABLE_CELLS_COUNTER_PRIMARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_CELLS_COUNTER_SECONDARYr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x210,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_PROGRAMMABLE_CELLS_COUNTER_SECONDARYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_CELLS_COUNTER_SECONDARY_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x210,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_PROGRAMMABLE_CELLS_COUNTER_SECONDARY_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_CELLS_COUNTER_SECONDARY_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x210,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_PROGRAMMABLE_CELLS_COUNTER_SECONDARY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_CELLS_COUNTER_SECONDARY_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x210,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_PROGRAMMABLE_CELLS_COUNTER_SECONDARY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x192,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x192,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x331,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x334,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x216,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x336,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x339,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_CELL_IN_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x281,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_CELL_IN_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_CELL_IN_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x281,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_CELL_IN_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_CELL_IN_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x281,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_CELL_IN_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_CELL_IN_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x281,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_CELL_IN_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_CELL_IN_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e3,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_CELL_IN_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_CELL_IN_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e3,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_CELL_IN_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_CELL_IN_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x281,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_CELL_IN_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_CELL_IN_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_CELL_IN_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_1_CELL_IN_CNT_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4ac,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_CELL_IN_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_A_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_A_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_A_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_A_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_A_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x132,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_B_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x132,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_B_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x132,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_B_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x132,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_B_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x133,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_B_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_B_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x133,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_B_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_B_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x132,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_B_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_Cr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x145,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_C_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x145,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_C_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_C_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x145,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_C_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_C_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x145,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_C_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_C_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x145,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_C_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_C_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x153,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_C_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_Dr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x158,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_D_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x158,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_D_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_D_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x158,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_D_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_D_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x158,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_D_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_D_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x158,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_D_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_D_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x166,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_D_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_1_CPU_DATA_CELL_MACr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x169,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_P_1_CPU_DATA_CELL_MACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x329,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x329,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_1B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x329,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x329,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x249,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x249,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x329,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x35b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x335,
        0,
        12,
        soc_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x335,
        0,
        12,
        soc_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x335,
        0,
        12,
        soc_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x335,
        0,
        12,
        soc_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x255,
        0,
        6,
        soc_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x255,
        0,
        6,
        soc_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x335,
        0,
        12,
        soc_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x367,
        0,
        12,
        soc_FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_2B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x35d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_1_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x336,
        0,
        12,
        soc_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x336,
        0,
        12,
        soc_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x336,
        0,
        12,
        soc_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x336,
        0,
        12,
        soc_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x256,
        0,
        6,
        soc_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x256,
        0,
        6,
        soc_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x336,
        0,
        12,
        soc_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x368,
        0,
        12,
        soc_FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_ERROR_FILTER_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_ERROR_FILTER_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_ERROR_FILTER_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_ERROR_FILTER_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_ERROR_FILTER_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_ERROR_FILTER_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_ERROR_FILTER_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_ERROR_FILTER_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_ERROR_FILTER_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c1,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_ERROR_FILTER_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_ERROR_FILTER_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c1,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_ERROR_FILTER_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_ERROR_FILTER_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_ERROR_FILTER_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_ERROR_FILTER_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_ERROR_FILTER_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_1_ERROR_FILTER_CNT_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3d9,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_ERROR_FILTER_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e9,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e9,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x298,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_B_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_B_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_B_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_B_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_B_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x299,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_DISCARD_COUNTER_MAC_Nr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x4c7,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_1_FDR_DISCARD_COUNTER_MAC_Nr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x284,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x284,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x284,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x284,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e6,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e6,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x284,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x292,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x285,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_B_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x285,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_B_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x285,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_B_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x285,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_B_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x285,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_B_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x293,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_MAC_Nr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x4af,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_1_FDR_FIFO_DISCARD_COUNTER_MAC_Nr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OUT_SRC_FIFO_INFO_1r */
        soc_block_list[67],
        soc_genreg,
        4,
        0x588,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FDR_P_1_FDR_OUT_SRC_FIFO_INFO_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OUT_SRC_FIFO_INFO_2r */
        soc_block_list[67],
        soc_genreg,
        4,
        0x590,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_1_FDR_OUT_SRC_FIFO_INFO_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRAr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21e,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21e,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21e,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21e,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a7,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a7,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21e,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22c,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22d,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_MACr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x380,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_MACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_INITIATE_ECC_1B_ERRORSr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x355,
        0,
        4,
        soc_FDR_P_1_INITIATE_ECC_1B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_INITIATE_ECC_1B_ERRORS_Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x323,
        0,
        4,
        soc_FDR_P_1_INITIATE_ECC_1B_ERRORS_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_INITIATE_ECC_1B_ERRORS_A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x323,
        0,
        4,
        soc_FDR_P_1_INITIATE_ECC_1B_ERRORS_A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_INITIATE_ECC_1B_ERRORS_A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x323,
        0,
        4,
        soc_FDR_P_1_INITIATE_ECC_1B_ERRORS_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_INITIATE_ECC_2B_ERRORSr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x356,
        0,
        4,
        soc_FDR_P_1_INITIATE_ECC_2B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_INITIATE_ECC_2B_ERRORS_Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x324,
        0,
        4,
        soc_FDR_P_1_INITIATE_ECC_2B_ERRORS_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_INITIATE_ECC_2B_ERRORS_A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x324,
        0,
        4,
        soc_FDR_P_1_INITIATE_ECC_2B_ERRORS_A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_INITIATE_ECC_2B_ERRORS_A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x324,
        0,
        4,
        soc_FDR_P_1_INITIATE_ECC_2B_ERRORS_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_LINK_FIFO_STATUSr */
        soc_block_list[67],
        soc_genreg,
        36,
        0x291,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_1_LINK_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_LINK_FIFO_STATUS_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x291,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_1_LINK_FIFO_STATUS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_LINK_FIFO_STATUS_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x291,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_1_LINK_FIFO_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_LINK_FIFO_STATUS_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x291,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_1_LINK_FIFO_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_LINK_FIFO_STATUS_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        16,
        0x1ed,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_1_LINK_FIFO_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_LINK_FIFO_STATUS_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        16,
        0x1ed,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_1_LINK_FIFO_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_LINK_FIFO_STATUS_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x291,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_1_LINK_FIFO_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_LINK_FIFO_STATUS_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        48,
        0x29f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_1_LINK_FIFO_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_1_LINK_FIFO_STATUS_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        56,
        0x4e0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_1_LINK_FIFO_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_1_PROGRAMMABLE_CELLS_COUNTERr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_PROGRAMMABLE_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x19e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x19e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x34d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_1_PROGRAMMABLE_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_CELL_IN_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x282,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_CELL_IN_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_CELL_IN_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x282,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_CELL_IN_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_CELL_IN_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x282,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_CELL_IN_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_CELL_IN_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x282,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_CELL_IN_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_2_CELL_IN_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e4,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_CELL_IN_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_2_CELL_IN_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e4,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_CELL_IN_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_CELL_IN_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x282,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_CELL_IN_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_CELL_IN_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x290,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_CELL_IN_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_2_CELL_IN_CNT_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4ad,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_CELL_IN_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_1B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x35f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x337,
        0,
        12,
        soc_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x337,
        0,
        12,
        soc_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x337,
        0,
        12,
        soc_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x337,
        0,
        12,
        soc_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x257,
        0,
        6,
        soc_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x257,
        0,
        6,
        soc_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x337,
        0,
        12,
        soc_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x369,
        0,
        12,
        soc_FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_2B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x32f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x361,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_2_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x338,
        0,
        12,
        soc_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x338,
        0,
        12,
        soc_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x338,
        0,
        12,
        soc_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x338,
        0,
        12,
        soc_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x258,
        0,
        6,
        soc_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x258,
        0,
        6,
        soc_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x338,
        0,
        12,
        soc_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x36a,
        0,
        12,
        soc_FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_ERROR_FILTER_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_ERROR_FILTER_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_ERROR_FILTER_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_ERROR_FILTER_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_ERROR_FILTER_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_ERROR_FILTER_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_ERROR_FILTER_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_ERROR_FILTER_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_2_ERROR_FILTER_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c2,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_ERROR_FILTER_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_2_ERROR_FILTER_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c2,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_ERROR_FILTER_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_ERROR_FILTER_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_ERROR_FILTER_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_ERROR_FILTER_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x250,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_ERROR_FILTER_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_2_ERROR_FILTER_CNT_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3da,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_ERROR_FILTER_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ea,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ea,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x29a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_B_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_B_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_B_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_B_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_B_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x29b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_DISCARD_COUNTER_MAC_Nr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x4cf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_2_FDR_DISCARD_COUNTER_MAC_Nr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x286,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x286,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x286,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x286,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e7,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e7,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x286,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x294,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x287,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_B_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x287,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_B_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x287,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_B_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x287,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_B_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x287,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_B_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x295,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_MAC_Nr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x4b7,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_2_FDR_FIFO_DISCARD_COUNTER_MAC_Nr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OUT_SRC_FIFO_INFO_1r */
        soc_block_list[67],
        soc_genreg,
        4,
        0x594,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FDR_P_2_FDR_OUT_SRC_FIFO_INFO_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OUT_SRC_FIFO_INFO_2r */
        soc_block_list[67],
        soc_genreg,
        4,
        0x59c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_2_FDR_OUT_SRC_FIFO_INFO_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRAr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x220,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x220,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x220,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x220,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a8,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a8,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x220,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22f,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_MACr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x388,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_MACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_INITIATE_ECC_1B_ERRORSr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x325,
        0,
        4,
        soc_FDR_P_2_INITIATE_ECC_1B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_INITIATE_ECC_1B_ERRORS_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x325,
        0,
        4,
        soc_FDR_P_2_INITIATE_ECC_1B_ERRORS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_INITIATE_ECC_1B_ERRORS_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x325,
        0,
        4,
        soc_FDR_P_2_INITIATE_ECC_1B_ERRORS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_INITIATE_ECC_1B_ERRORS_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x357,
        0,
        4,
        soc_FDR_P_2_INITIATE_ECC_1B_ERRORS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_INITIATE_ECC_2B_ERRORSr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x326,
        0,
        4,
        soc_FDR_P_2_INITIATE_ECC_2B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_INITIATE_ECC_2B_ERRORS_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x326,
        0,
        4,
        soc_FDR_P_2_INITIATE_ECC_2B_ERRORS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_INITIATE_ECC_2B_ERRORS_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x326,
        0,
        4,
        soc_FDR_P_2_INITIATE_ECC_2B_ERRORS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_INITIATE_ECC_2B_ERRORS_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x358,
        0,
        4,
        soc_FDR_P_2_INITIATE_ECC_2B_ERRORS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_FIFO_STATUSr */
        soc_block_list[67],
        soc_genreg,
        36,
        0x2b5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_2_LINK_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_FIFO_STATUS_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x2b5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_2_LINK_FIFO_STATUS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_FIFO_STATUS_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x2b5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_2_LINK_FIFO_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_LINK_FIFO_STATUS_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x2b5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_2_LINK_FIFO_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_FIFO_STATUS_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        16,
        0x1fd,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_2_LINK_FIFO_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_2_LINK_FIFO_STATUS_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        16,
        0x1fd,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_2_LINK_FIFO_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_LINK_FIFO_STATUS_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x2b5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_2_LINK_FIFO_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_FIFO_STATUS_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        48,
        0x2cf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_2_LINK_FIFO_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_FIFO_STATUS_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        56,
        0x518,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_2_LINK_FIFO_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRAr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21a,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21a,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21a,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21a,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a5,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a5,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21a,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x228,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRBr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x229,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_2_PROGRAMMABLE_CELLS_COUNTERr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x210,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_PROGRAMMABLE_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x210,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x210,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x210,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x19f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x19f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x210,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x34e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_2_PROGRAMMABLE_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_CELL_IN_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x283,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_CELL_IN_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_CELL_IN_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x283,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_CELL_IN_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_CELL_IN_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x283,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_CELL_IN_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_CELL_IN_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x283,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_CELL_IN_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_3_CELL_IN_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e5,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_CELL_IN_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_3_CELL_IN_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e5,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_CELL_IN_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_CELL_IN_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x283,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_CELL_IN_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_CELL_IN_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x291,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_CELL_IN_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_3_CELL_IN_CNT_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4ae,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_CELL_IN_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x331,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x331,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_1B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x331,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x331,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x251,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x251,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x331,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x363,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x339,
        0,
        12,
        soc_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x339,
        0,
        12,
        soc_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x339,
        0,
        12,
        soc_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x339,
        0,
        12,
        soc_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x259,
        0,
        6,
        soc_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x259,
        0,
        6,
        soc_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x339,
        0,
        12,
        soc_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x36b,
        0,
        12,
        soc_FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x333,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x333,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_2B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x333,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x333,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x253,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x253,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x333,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x365,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_P_3_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33a,
        0,
        12,
        soc_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33a,
        0,
        12,
        soc_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33a,
        0,
        12,
        soc_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33a,
        0,
        12,
        soc_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x25a,
        0,
        6,
        soc_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x25a,
        0,
        6,
        soc_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000333, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x33a,
        0,
        12,
        soc_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x36c,
        0,
        12,
        soc_FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_ERROR_FILTER_CNTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_ERROR_FILTER_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_ERROR_FILTER_CNT_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_ERROR_FILTER_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_ERROR_FILTER_CNT_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_ERROR_FILTER_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_ERROR_FILTER_CNT_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_ERROR_FILTER_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_3_ERROR_FILTER_CNT_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c3,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_ERROR_FILTER_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_3_ERROR_FILTER_CNT_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c3,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_ERROR_FILTER_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_ERROR_FILTER_CNT_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_ERROR_FILTER_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_ERROR_FILTER_CNT_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x251,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_ERROR_FILTER_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_3_ERROR_FILTER_CNT_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x3db,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_ERROR_FILTER_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1eb,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1eb,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x29c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_B_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_B_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_B_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_B_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_B_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x29d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_DISCARD_COUNTER_MAC_Nr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x4d7,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_3_FDR_DISCARD_COUNTER_MAC_Nr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x288,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x288,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x288,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x288,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e8,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e8,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x288,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x296,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x289,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_B_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x289,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_B_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x289,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_B_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x289,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_B_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x289,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_B_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x297,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_MAC_Nr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x4bf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_3_FDR_FIFO_DISCARD_COUNTER_MAC_Nr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OUT_SRC_FIFO_INFO_1r */
        soc_block_list[67],
        soc_genreg,
        4,
        0x5a0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FDR_P_3_FDR_OUT_SRC_FIFO_INFO_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OUT_SRC_FIFO_INFO_2r */
        soc_block_list[67],
        soc_genreg,
        4,
        0x5a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_3_FDR_OUT_SRC_FIFO_INFO_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRAr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x222,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x222,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x222,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x222,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a9,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a9,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x222,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_MACr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x390,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_MACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_INITIATE_ECC_1B_ERRORSr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x327,
        0,
        4,
        soc_FDR_P_3_INITIATE_ECC_1B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_INITIATE_ECC_1B_ERRORS_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x327,
        0,
        4,
        soc_FDR_P_3_INITIATE_ECC_1B_ERRORS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_INITIATE_ECC_1B_ERRORS_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x327,
        0,
        4,
        soc_FDR_P_3_INITIATE_ECC_1B_ERRORS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_INITIATE_ECC_1B_ERRORS_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x359,
        0,
        4,
        soc_FDR_P_3_INITIATE_ECC_1B_ERRORS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_INITIATE_ECC_2B_ERRORSr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x328,
        0,
        4,
        soc_FDR_P_3_INITIATE_ECC_2B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_INITIATE_ECC_2B_ERRORS_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x328,
        0,
        4,
        soc_FDR_P_3_INITIATE_ECC_2B_ERRORS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_INITIATE_ECC_2B_ERRORS_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x328,
        0,
        4,
        soc_FDR_P_3_INITIATE_ECC_2B_ERRORS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_INITIATE_ECC_2B_ERRORS_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x35a,
        0,
        4,
        soc_FDR_P_3_INITIATE_ECC_2B_ERRORS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_FIFO_STATUSr */
        soc_block_list[67],
        soc_genreg,
        36,
        0x2d9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_3_LINK_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_FIFO_STATUS_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x2d9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_3_LINK_FIFO_STATUS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_FIFO_STATUS_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x2d9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_3_LINK_FIFO_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_LINK_FIFO_STATUS_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x2d9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_3_LINK_FIFO_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_FIFO_STATUS_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        16,
        0x20d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_3_LINK_FIFO_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_3_LINK_FIFO_STATUS_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        16,
        0x20d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_3_LINK_FIFO_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_LINK_FIFO_STATUS_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        36,
        0x2d9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_3_LINK_FIFO_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_FIFO_STATUS_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        48,
        0x2ff,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_3_LINK_FIFO_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_FIFO_STATUS_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        56,
        0x550,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_P_3_LINK_FIFO_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRAr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21c,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21c,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21c,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21c,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a6,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a6,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21c,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRBr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22b,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRB_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_P_3_PROGRAMMABLE_CELLS_COUNTERr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_PROGRAMMABLE_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a0,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a0,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x34f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_P_3_PROGRAMMABLE_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0085r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0086r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0086r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0090r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0091r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0092r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0093r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_0111r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDR_REG_0111r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0112r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDR_REG_0112r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_0146r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x146,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0146r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0154r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS,
        4,
        soc_FDR_REG_0154r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_0159r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x159,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0159r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0163r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x163,
        0,
        1,
        soc_FDR_REG_0163r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0164r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_FDR_REG_0164r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0179r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x179,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0179r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0191r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x191,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0191r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0201r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x201,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0201r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0212r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0212r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0214r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0214r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0216r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x216,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0216r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0218r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x218,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0218r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0221r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0221r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0223r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0223r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0224r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x224,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0226r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0226r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0228r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x228,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0228r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0232r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0232r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0234r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0234r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0236r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0236r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0238r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0238r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0239r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0239r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0241r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0241r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0242r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0242r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0243r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0243r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0244r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x244,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0244r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0245r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x245,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0245r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0246r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x246,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0246r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0247r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x247,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0247r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_0248r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x248,
        0,
        2,
        soc_FDR_REG_0248r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0250r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x250,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0250r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0252r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x252,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0252r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0256r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x256,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0256r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0257r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x257,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0257r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_0258r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x258,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0258r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0262r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x262,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0262r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0264r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x264,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0264r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0268r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x268,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0268r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0269r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x269,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0269r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0270r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x270,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0270r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0271r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x271,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0271r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0272r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x272,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0272r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0274r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x274,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0274r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0275r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x275,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0275r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0276r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x276,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0276r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0277r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x277,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0277r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0278r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x278,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0278r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0279r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x279,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0279r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0280r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x280,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0280r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0282r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x282,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0282r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0283r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x283,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0283r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0284r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x284,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0284r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0286r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x286,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0286r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0287r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x287,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0287r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0288r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x288,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0288r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0290r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x290,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0290r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0299r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x299,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0299r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0323r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x323,
        0,
        4,
        soc_FDR_REG_0323r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0324r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x324,
        0,
        4,
        soc_FDR_REG_0324r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0325r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x325,
        0,
        4,
        soc_FDR_REG_0325r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0326r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x326,
        0,
        4,
        soc_FDR_REG_0326r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0327r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x327,
        0,
        4,
        soc_FDR_REG_0327r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0328r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x328,
        0,
        4,
        soc_FDR_REG_0328r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0341r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x341,
        0,
        1,
        soc_FDR_REG_0341r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0342r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x342,
        0,
        1,
        soc_FDR_REG_0342r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0398r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x398,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_REG_0398r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0444r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x444,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_REG_0444r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0464r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x464,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_REG_0464r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0484r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x484,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_REG_0484r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0085_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_REG_0085_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0085_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_REG_0085_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0085_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_REG_0085_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0086_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0086_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0086_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0086_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0086_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0086_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0090_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0090_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0090_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0090_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0090_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0090_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0091_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0091_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0091_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0091_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0091_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0091_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0092_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0092_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0092_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0092_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0092_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0092_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0093_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0093_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0093_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0093_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0093_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0093_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_00AEr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FDR_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_00AFr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FDR_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_00AF_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FDR_REG_00AF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_00AF_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FDR_REG_00AF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_00CEr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xce,
        0,
        3,
        soc_FDR_REG_00CEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_00CE_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xce,
        0,
        3,
        soc_FDR_REG_00CE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_00CE_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xce,
        0,
        3,
        soc_FDR_REG_00CE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_00CE_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xce,
        0,
        3,
        soc_FDR_REG_00CE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_00CFr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xcf,
        0,
        2,
        soc_FDR_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_00CF_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xcf,
        0,
        2,
        soc_FDR_REG_00CF_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_00CF_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xcf,
        0,
        2,
        soc_FDR_REG_00CF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_00CF_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xcf,
        0,
        2,
        soc_FDR_REG_00CF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_00D0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xd0,
        0,
        1,
        soc_FDR_REG_00D0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_00D0_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xd0,
        0,
        1,
        soc_FDR_REG_00D0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_00D0_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xd0,
        0,
        1,
        soc_FDR_REG_00D0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_00D0_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xd0,
        0,
        1,
        soc_FDR_REG_00D0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_0100_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FDR_REG_0100_1r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_0100_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x101,
        0,
        1,
        soc_FDR_REG_0100_2r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_0100_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FDR_REG_0100_3r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_0100_1_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FDR_REG_0100_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0100_1_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FDR_REG_0100_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_0100_2_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x101,
        0,
        1,
        soc_FDR_REG_0100_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0100_2_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x101,
        0,
        1,
        soc_FDR_REG_0100_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_0100_3_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FDR_REG_0100_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0100_3_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FDR_REG_0100_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_010C_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FDR_REG_010C_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_010C_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_FDR_REG_010C_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_010C_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10e,
        0,
        1,
        soc_FDR_REG_010C_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_010C_1_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FDR_REG_010C_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_010C_2_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_FDR_REG_010C_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_010C_3_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10e,
        0,
        1,
        soc_FDR_REG_010C_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_010Dr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_FDR_REG_010Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_010D_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_FDR_REG_010D_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_010D_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_FDR_REG_010D_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_010D_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_FDR_REG_010D_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_010D_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_FDR_REG_010D_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0111_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x111,
        0,
        1,
        soc_FDR_REG_0111_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0111_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x112,
        0,
        1,
        soc_FDR_REG_0111_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0111_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x113,
        0,
        1,
        soc_FDR_REG_0111_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_0111_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDR_REG_0111_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0112_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDR_REG_0112_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0112_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDR_REG_0112_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0112_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDR_REG_0112_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0112_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDR_REG_0112_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_011Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        4,
        soc_FDR_REG_011Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_011D_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11d,
        0,
        2,
        soc_FDR_REG_011D_1r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_011D_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11e,
        0,
        2,
        soc_FDR_REG_011D_2r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_011D_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11f,
        0,
        2,
        soc_FDR_REG_011D_3r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_011D_1_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11d,
        0,
        2,
        soc_FDR_REG_011D_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_011D_2_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11e,
        0,
        2,
        soc_FDR_REG_011D_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_011D_3_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11f,
        0,
        2,
        soc_FDR_REG_011D_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_011Er */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11e,
        0,
        2,
        soc_FDR_REG_011Er_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_011E_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11e,
        0,
        2,
        soc_FDR_REG_011E_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_011E_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11e,
        0,
        2,
        soc_FDR_REG_011E_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_011E_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11e,
        0,
        2,
        soc_FDR_REG_011E_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_011E_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x11e,
        0,
        2,
        soc_FDR_REG_011E_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_012A_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12a,
        0,
        2,
        soc_FDR_REG_012A_1r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_012A_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12b,
        0,
        2,
        soc_FDR_REG_012A_2r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_012A_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x12c,
        0,
        2,
        soc_FDR_REG_012A_3r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_0146_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x146,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0146_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_014B_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14b,
        0,
        1,
        soc_FDR_REG_014B_1r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_014B_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14c,
        0,
        1,
        soc_FDR_REG_014B_2r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_014B_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x14d,
        0,
        1,
        soc_FDR_REG_014B_3r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0151_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x151,
        0,
        1,
        soc_FDR_REG_0151_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0151_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x152,
        0,
        1,
        soc_FDR_REG_0151_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0151_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x153,
        0,
        1,
        soc_FDR_REG_0151_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_0159_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x159,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0159_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_015D_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x15d,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FDR_REG_015D_1r_fields,
        SOC_RESET_VAL_DEC(0x00000801, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_015D_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x15f,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FDR_REG_015D_2r_fields,
        SOC_RESET_VAL_DEC(0x00000801, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_015D_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FDR_REG_015D_3r_fields,
        SOC_RESET_VAL_DEC(0x00000801, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0163_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FDR_REG_0163_1r_fields,
        SOC_RESET_VAL_DEC(0x00000801, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0163_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x165,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FDR_REG_0163_2r_fields,
        SOC_RESET_VAL_DEC(0x00000801, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0163_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FDR_REG_0163_3r_fields,
        SOC_RESET_VAL_DEC(0x00000801, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0163_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x163,
        0,
        1,
        soc_FDR_REG_0163_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0163_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x163,
        0,
        1,
        soc_FDR_REG_0163_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0163_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x163,
        0,
        1,
        soc_FDR_REG_0163_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0164_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_FDR_REG_0164_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0164_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_FDR_REG_0164_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0164_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_FDR_REG_0164_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_016Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16a,
        0,
        2,
        soc_FDR_REG_016Ar_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_016A_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16a,
        0,
        2,
        soc_FDR_REG_016A_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_016A_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16a,
        0,
        2,
        soc_FDR_REG_016A_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_016A_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16a,
        0,
        2,
        soc_FDR_REG_016A_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_016Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_016Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_016B_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_016B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_016B_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_016B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_016B_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_016B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_016B_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_016B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_016Cr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_016Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_016C_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x16c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_016C_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_017Er */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_017Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_017E_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_017E_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_017E_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_017E_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_017E_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_017E_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_017E_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_017E_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_017Fr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_017Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_017F_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x17f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_017F_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_018Cr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x18c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_018Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0191_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x191,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0191_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0191_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x191,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0191_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0191_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x191,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0191_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0191_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x191,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0191_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0191_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x191,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_0191_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_019Fr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x19f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_019Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_01A4r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01A4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_01A4_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01A4_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_01A4_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01A4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_01A4_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01A4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_01A4_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01A4_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_01A4_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01A4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01AAr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1aa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01AAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01AA_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1aa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01AA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01ACr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ac,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01ACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01AC_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ac,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01AC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01AEr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01AE_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01AE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_01B2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_01B7r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01B7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_01B7_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01B7_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_01B7_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01B7_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_01B7_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01B7_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_01B7_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01B7_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_01B7_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01B7_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_01B7_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01B7_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_01B7_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01B7_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_01B7_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01B7_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01C4r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_REG_01C4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_01C5r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01C5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01C7r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_REG_01C7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01C4_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_REG_01C4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01C7_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_REG_01C7_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_01CAr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01CAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_01CA_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01CA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_01CA_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01CA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_01CA_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01CA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_01CA_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01CA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01CA_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_REG_01CA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01CA_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_REG_01CA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_01CA_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01CA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_01CA_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01CA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_01CA_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01CA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_01CA_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01CA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01CDr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1cd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_REG_01CDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01CD_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1cd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_REG_01CD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01D0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_REG_01D0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01D3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d3,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_REG_01D3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01D6r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d6,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01D6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01D7r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01D7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01D8r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01D8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01D0_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_REG_01D0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01D3_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d3,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDR_REG_01D3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01D6_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d6,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01D6_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01D7_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01D7_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01D8_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01D8_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_01D8_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1d8,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01D8_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01DAr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01DAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01DA_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01DA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01DBr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01DBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01DB_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01DB_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01DCr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01DCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01DC_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01DC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_01DDr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01DDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_01DD_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01DD_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_01DD_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01DD_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_01DD_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01DD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_01DD_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01DD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_01DD_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01DD_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_01DD_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01DD_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_01DD_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01DD_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_01DD_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01DD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01DEr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1de,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01DEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01DE_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1de,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01DE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01DFr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1df,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01DFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01DF_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1df,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01DF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01E0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01E0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01E0_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1e0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01E0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_01EBr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1eb,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01EBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_01ECr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ec,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01ECr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_01EC_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1ec,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_01EC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_01F0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01F0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_01F0_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01F0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_01F0_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01F0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_01F0_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01F0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_01F0_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01F0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_01F0_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01F0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_01F0_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_01F0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_01F0_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01F0_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_01F0_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1f0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01F0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_01FEr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x1fe,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_REG_01FEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_021Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21a,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_REG_021Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_021Cr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21c,
        SOC_REG_FLAG_RO,
        6,
        soc_FDR_REG_021Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_021Dr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_021Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_021D_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_021D_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_021D_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_021D_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_021D_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_021D_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_021Fr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_021Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_021F_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_021F_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_021F_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_021F_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_021F_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_021F_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0221_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0221_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0221_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0221_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0221_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0221_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0223_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0223_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0223_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0223_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0223_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0223_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0224_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x224,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0224_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0224_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x224,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0224_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0224_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x224,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0224_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0224_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x224,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0224_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0226_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0226_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0226_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0226_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0226_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0226_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0226_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0226_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0228_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x228,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0228_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0228_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x228,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0228_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0228_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x228,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0228_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0228_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x228,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0228_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_022Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_022A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_022A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_022A_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_022A_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_022Cr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_022C_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022C_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_022C_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022C_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_022C_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022C_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_022C_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022C_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_022Er */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_022E_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022E_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_022E_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022E_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_022E_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022E_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_022E_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_022E_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0239_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0239_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0239_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0239_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0239_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0239_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_023Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_023Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_023A_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_023A_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_023A_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_023A_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_023A_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_023A_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_023A_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_023A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_023Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_023Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_023B_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_023B_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_023B_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_023B_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_023B_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_023B_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_023Cr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_023Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_023Dr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_023Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_023D_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_023D_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_023D_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_023D_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_023D_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_023D_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_023Er */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_023Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_023E_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_023E_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_023E_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_023E_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_023E_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_023E_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_REG_023Fr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_023Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_023F_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_023F_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_023F_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_023F_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_023F_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x23f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_023F_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0241_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0241_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0241_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0241_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0241_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0241_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0242_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0242_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0242_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0242_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0242_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0242_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0243_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0243_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_0243_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x243,
        0,
        2,
        soc_FDR_REG_0243_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_0243_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x243,
        0,
        2,
        soc_FDR_REG_0243_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0243_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0243_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0243_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0243_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0244_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x244,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0244_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0244_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x244,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0244_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0244_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x244,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0244_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_0244_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x244,
        0,
        2,
        soc_FDR_REG_0244_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_0244_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x244,
        0,
        2,
        soc_FDR_REG_0244_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0244_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x244,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0244_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0245_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x245,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0245_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_0245_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x245,
        0,
        2,
        soc_FDR_REG_0245_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_0245_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x245,
        0,
        2,
        soc_FDR_REG_0245_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0245_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x245,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0245_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0245_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x245,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0245_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0246_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x246,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0246_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_0246_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x246,
        0,
        2,
        soc_FDR_REG_0246_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_0246_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x246,
        0,
        2,
        soc_FDR_REG_0246_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0246_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x246,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0246_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0246_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x246,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0246_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0247_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x247,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0247_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_REG_0247_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x247,
        0,
        2,
        soc_FDR_REG_0247_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_0247_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x247,
        0,
        2,
        soc_FDR_REG_0247_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0247_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x247,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0247_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0247_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x247,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0247_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_REG_0248_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x248,
        0,
        2,
        soc_FDR_REG_0248_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_024Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_024Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_024A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_024A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_024A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_024A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_024A_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_024A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_024A_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_024A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0250_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x250,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0250_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0250_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x250,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0250_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0250_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x250,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0250_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0250_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x250,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0250_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0256_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x256,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0256_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0256_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x256,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0256_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0256_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x256,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0256_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0256_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x256,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0256_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0256_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x256,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0256_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0256_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x256,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0256_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_0256_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x256,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0256_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0256_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x256,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0256_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0257_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x257,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0257_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0257_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x257,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0257_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0257_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x257,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0257_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_REG_0258_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x258,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0258_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_REG_0258_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x258,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0258_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_REG_0258_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x258,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0258_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0258_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x258,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0258_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_025Cr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x25c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_025Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_025C_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x25c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_025C_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_025C_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x25c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_025C_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_025C_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x25c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_025C_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_025C_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x25c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_025C_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_025Er */
        soc_block_list[67],
        soc_genreg,
        1,
        0x25e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_025Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0262_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x262,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0262_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0262_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x262,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0262_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0262_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x262,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0262_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0262_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x262,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0262_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0268_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x268,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0268_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0268_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x268,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0268_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0268_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x268,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0268_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0268_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x268,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0268_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0269_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x269,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0269_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0269_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x269,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0269_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0269_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x269,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0269_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0269_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x269,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0269_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_026Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_026Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_026A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_026A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_026A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_026A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_026A_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_026A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_026A_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_026A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_026A_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_026A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_026Cr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_026Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_026C_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_026C_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_026C_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_026C_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_026C_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_026C_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_026C_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_026C_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_026Dr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_026Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_026D_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_026D_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_026D_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_026D_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_026D_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_026D_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_026D_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_026D_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_026Er */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_026Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_026E_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_026E_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_026E_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_026E_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_026E_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_026E_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_026E_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x26e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_026E_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0270_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x270,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0270_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0270_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x270,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0270_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0270_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x270,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0270_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0270_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x270,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0270_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0270_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x270,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FDR_REG_0270_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0271_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x271,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0271_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0271_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x271,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0271_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0271_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x271,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0271_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0271_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x271,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0271_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0272_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x272,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0272_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0272_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x272,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0272_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0272_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x272,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0272_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0272_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x272,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0272_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0274_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x274,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0274_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0274_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x274,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0274_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0274_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x274,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0274_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0274_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x274,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0274_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0275_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x275,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0275_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0275_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x275,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0275_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0275_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x275,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0275_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0275_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x275,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0275_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0276_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x276,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0276_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0276_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x276,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0276_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0276_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x276,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0276_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0276_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x276,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0276_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0276_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x276,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0276_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0278_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x278,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0278_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0278_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x278,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0278_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0278_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x278,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0278_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0278_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x278,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0278_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_0278_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x278,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0278_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0279_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x279,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0279_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0279_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x279,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0279_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0279_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x279,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0279_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0279_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x279,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0279_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_027Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_027Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_027A_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_027A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_027A_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_027A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_027A_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_027A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_027A_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_027A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_027A_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_027Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_027Cr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_027C_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027C_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_027C_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027C_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_027C_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027C_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_027C_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027C_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_027C_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_027C_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_027Dr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_027D_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027D_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_027D_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027D_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_027D_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027D_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_027D_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27d,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027D_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_REG_027Er */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_027Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_027E_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_027E_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_027E_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_027E_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_027E_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_027E_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_027E_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_027E_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_027E_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027E_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_027Fr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x27f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_027Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_028Ar */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_028Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_028Br */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_028Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_028Cr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x28c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_028Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_REG_0290_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x290,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0290_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_REG_0290_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x290,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0290_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0290_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x290,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0290_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_REG_0290_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x290,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0290_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_REG_029Er */
        soc_block_list[67],
        soc_genreg,
        1,
        0x29e,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_029Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0323_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x323,
        0,
        4,
        soc_FDR_REG_0323_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0324_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x324,
        0,
        4,
        soc_FDR_REG_0324_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0325_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x325,
        0,
        4,
        soc_FDR_REG_0325_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0326_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x326,
        0,
        4,
        soc_FDR_REG_0326_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0327_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x327,
        0,
        4,
        soc_FDR_REG_0327_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_REG_0328_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x328,
        0,
        4,
        soc_FDR_REG_0328_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0343_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x343,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0343_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0343_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x344,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0343_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_0343_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x345,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_0343_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_03A8r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x3a8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_REG_03A8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_03B8r */
        soc_block_list[67],
        soc_genreg,
        8,
        0x3b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_REG_03B8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_03DCr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x3dc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_REG_03DCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_03ECr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x3ec,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_REG_03ECr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_03FCr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x3fc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_REG_03FCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_040Cr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x40c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_REG_040Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_041Cr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x41c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_REG_041Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_042Cr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x42c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_REG_042Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_043Cr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x43c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_REG_043Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_044Cr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x44c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_REG_044Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_045Cr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x45c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_REG_045Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_046Cr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x46c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_REG_046Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_047Cr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x47c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDR_REG_047Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_048Cr */
        soc_block_list[67],
        soc_genreg,
        8,
        0x48c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDR_REG_048Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_049C_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x49c,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_049C_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_049C_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x49d,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_049C_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_049C_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x49e,
        SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_049C_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_049F_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x49f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_049F_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_049F_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4a1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_049F_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_049F_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4a3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_049F_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_04A5r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4a5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_04A5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_04A7r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4a7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_04A7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_04A9r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4a9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_04A9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_REG_04DFr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x4df,
        SOC_REG_FLAG_RO,
        2,
        soc_FDR_REG_04DFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MIRROR_ADDRr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MIRROR_ADDR_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_RESERVED_MIRROR_ADDR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MIRROR_ADDR_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_RESERVED_MIRROR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_MIRROR_ADDR_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_RESERVED_MIRROR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MIRROR_ADDR_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_RESERVED_MIRROR_ADDR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_MIRROR_ADDR_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_RESERVED_MIRROR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MIRROR_ADDR_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_RESERVED_MIRROR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MIRROR_ADDR_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDR_RESERVED_MIRROR_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCDr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDR_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCD_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDR_RESERVED_MTCD_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDR_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDR_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCD_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDR_RESERVED_MTCD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDR_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDR_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDR_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCD_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDR_RESERVED_MTCD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCPr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDR_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCP_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDR_RESERVED_MTCP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDR_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDR_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCP_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDR_RESERVED_MTCP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDR_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDR_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDR_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_RESERVED_MTCP_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDR_RESERVED_MTCP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDR_RESERVED_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDR_RESERVED_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDR_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDR_RESERVED_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDR_RESERVED_PCMI_4r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDR_RESERVED_PCMI_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDR_RESERVED_PCMI_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDR_RESERVED_PCMI_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDR_RESERVED_PCMI_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDR_RESERVED_PCMI_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_Sr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_S_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_0_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_S_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_0_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_S_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_0_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_S_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_0_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_S_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_0_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_Tr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDR_RESERVED_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_T_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDR_RESERVED_PCMI_0_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_T_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDR_RESERVED_PCMI_0_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_T_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDR_RESERVED_PCMI_0_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_T_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDR_RESERVED_PCMI_0_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_0_T_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDR_RESERVED_PCMI_0_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDR_RESERVED_PCMI_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDR_RESERVED_PCMI_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDR_RESERVED_PCMI_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDR_RESERVED_PCMI_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDR_RESERVED_PCMI_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_Sr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_S_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_1_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_S_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_1_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_S_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_1_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_S_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_1_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_S_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_1_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_Tr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDR_RESERVED_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_T_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDR_RESERVED_PCMI_1_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_T_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDR_RESERVED_PCMI_1_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_T_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDR_RESERVED_PCMI_1_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_T_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDR_RESERVED_PCMI_1_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_1_T_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDR_RESERVED_PCMI_1_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDR_RESERVED_PCMI_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDR_RESERVED_PCMI_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDR_RESERVED_PCMI_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDR_RESERVED_PCMI_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDR_RESERVED_PCMI_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_Sr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_S_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_2_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_S_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_2_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_S_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_2_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_S_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_2_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_S_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_2_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_Tr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDR_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_T_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDR_RESERVED_PCMI_2_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_T_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDR_RESERVED_PCMI_2_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_T_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDR_RESERVED_PCMI_2_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_T_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDR_RESERVED_PCMI_2_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_2_T_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDR_RESERVED_PCMI_2_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDR_RESERVED_PCMI_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDR_RESERVED_PCMI_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDR_RESERVED_PCMI_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDR_RESERVED_PCMI_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDR_RESERVED_PCMI_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_Sr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_S_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_3_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_S_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_3_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_S_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_3_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_S_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_3_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_S_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_3_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_Tr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDR_RESERVED_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_T_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDR_RESERVED_PCMI_3_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_T_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDR_RESERVED_PCMI_3_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_T_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDR_RESERVED_PCMI_3_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_T_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDR_RESERVED_PCMI_3_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_3_T_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDR_RESERVED_PCMI_3_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDR_RESERVED_PCMI_4_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDR_RESERVED_PCMI_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDR_RESERVED_PCMI_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDR_RESERVED_PCMI_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FDR_RESERVED_PCMI_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_Sr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_4_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_S_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_4_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_S_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_4_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_S_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_4_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_S_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_4_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_S_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FDR_RESERVED_PCMI_4_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_Tr */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDR_RESERVED_PCMI_4_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_T_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDR_RESERVED_PCMI_4_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_T_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDR_RESERVED_PCMI_4_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_T_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDR_RESERVED_PCMI_4_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_T_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDR_RESERVED_PCMI_4_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_PCMI_4_T_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FDR_RESERVED_PCMI_4_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDR_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_1r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDR_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_2r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDR_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_3r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDR_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_0_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDR_RESERVED_SPARE_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_0_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDR_RESERVED_SPARE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_0_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDR_RESERVED_SPARE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_0_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDR_RESERVED_SPARE_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDR_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_0_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDR_RESERVED_SPARE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_0_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDR_RESERVED_SPARE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_0_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDR_RESERVED_SPARE_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_1_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDR_RESERVED_SPARE_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_1_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDR_RESERVED_SPARE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_1_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDR_RESERVED_SPARE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_1_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDR_RESERVED_SPARE_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDR_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_1_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDR_RESERVED_SPARE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_1_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDR_RESERVED_SPARE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_1_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDR_RESERVED_SPARE_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_2_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDR_RESERVED_SPARE_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_2_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDR_RESERVED_SPARE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_2_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDR_RESERVED_SPARE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_2_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDR_RESERVED_SPARE_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDR_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_2_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDR_RESERVED_SPARE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_2_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDR_RESERVED_SPARE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_2_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDR_RESERVED_SPARE_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_3_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDR_RESERVED_SPARE_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDR_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDR_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_3_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDR_RESERVED_SPARE_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDR_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDR_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDR_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_RESERVED_SPARE_3_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDR_RESERVED_SPARE_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_SBUS_BROADCAST_IDr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDR_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_SBUS_BROADCAST_ID_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDR_SBUS_BROADCAST_ID_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_SBUS_BROADCAST_ID_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDR_SBUS_BROADCAST_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_SBUS_BROADCAST_ID_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDR_SBUS_BROADCAST_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_SBUS_BROADCAST_ID_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDR_SBUS_BROADCAST_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDR_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_SBUS_BROADCAST_ID_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDR_SBUS_BROADCAST_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_SBUS_BROADCAST_ID_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDR_SBUS_BROADCAST_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_SBUS_BROADCAST_ID_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDR_SBUS_BROADCAST_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAINr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAIN_BCM8206_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDR_SBUS_LAST_IN_CHAIN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAIN_BCM88202_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_SBUS_LAST_IN_CHAIN_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAIN_BCM88375_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDR_SBUS_LAST_IN_CHAIN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAIN_BCM88375_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDR_SBUS_LAST_IN_CHAIN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAIN_BCM88470_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDR_SBUS_LAST_IN_CHAIN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDR_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAIN_BCM88650_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_SBUS_LAST_IN_CHAIN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAIN_BCM88660_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_SBUS_LAST_IN_CHAIN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAIN_BCM88675_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDR_SBUS_LAST_IN_CHAIN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAIN_BCM88675_B0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDR_SBUS_LAST_IN_CHAIN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAIN_BCM88680_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDR_SBUS_LAST_IN_CHAIN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_SBUS_LAST_IN_CHAIN_BCM88690_A0r */
        soc_block_list[67],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDR_SBUS_LAST_IN_CHAIN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_SYNC_E_SELECTr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x5f7,
        0,
        2,
        soc_FDR_SYNC_E_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDR_WFQ_CONFIGr */
        soc_block_list[67],
        soc_genreg,
        1,
        0x340,
        0,
        8,
        soc_FDR_WFQ_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x18e04081, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_ECC_1B_ERR_CNTr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDTL_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_ECC_2B_ERR_CNTr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDTL_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_ECC_ERR_1B_INITIATEr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        112,
        soc_FDTL_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        112,
        soc_FDTL_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_ECC_ERR_2B_INITIATEr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        112,
        soc_FDTL_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        112,
        soc_FDTL_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_ECC_INTERRUPT_REGISTERr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FDTL_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDTL_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDTL_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_ERROR_INITIATION_DATAr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDTL_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_FAP_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[216],
        soc_genreg,
        1,
        0xc3,
        0,
        3,
        soc_FDTL_FAP_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_FAP_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[216],
        soc_genreg,
        1,
        0xc4,
        0,
        3,
        soc_FDTL_FAP_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_GLOBAL_MEM_OPTIONSr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDTL_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_GTIMER_CONFIGURATIONr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_FDTL_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_GTIMER_CYCLEr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_FDTL_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_INTERRUPT_MASK_REGISTERr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x10,
        0,
        1,
        soc_FDTL_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_INTERRUPT_REGISTERr */
        soc_block_list[216],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDTL_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_INTERRUPT_REGISTER_TESTr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDTL_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_LINK_RESETr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDTL_LINK_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_MAC_LINK_SELECT_DELAYr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_ABOVE_64_BITS,
        14,
        soc_FDTL_MAC_LINK_SELECT_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PARALLEL_DATA_PATHr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_FDTL_PARALLEL_DATA_PATHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PARITY_ERR_CNTr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDTL_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PAR_ERR_INITIATEr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDTL_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PAR_ERR_MEM_MASKr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDTL_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PCMI_0r */
        soc_block_list[216],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDTL_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PCMI_1r */
        soc_block_list[216],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDTL_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PCMI_2r */
        soc_block_list[216],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDTL_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PCMI_3r */
        soc_block_list[216],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDTL_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PCMI_0_Sr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDTL_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PCMI_0_Tr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDTL_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PCMI_1_Sr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDTL_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PCMI_1_Tr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDTL_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PCMI_2_Sr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDTL_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PCMI_2_Tr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDTL_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PCMI_3_Sr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDTL_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_PCMI_3_Tr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDTL_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_REG_0107r */
        soc_block_list[216],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_FDTL_REG_0107r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_REG_0109r */
        soc_block_list[216],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_ABOVE_64_BITS,
        14,
        soc_FDTL_REG_0109r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_REG_010Cr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x10c,
        0,
        2,
        soc_FDTL_REG_010Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_RESERVED_MIRROR_ADDRr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDTL_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_RESERVED_MTCDr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDTL_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_RESERVED_MTCPr */
        soc_block_list[216],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDTL_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_RESERVED_SPARE_0r */
        soc_block_list[216],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDTL_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_RESERVED_SPARE_1r */
        soc_block_list[216],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDTL_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_RESERVED_SPARE_2r */
        soc_block_list[216],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDTL_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_RESERVED_SPARE_3r */
        soc_block_list[216],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDTL_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_SBUS_BROADCAST_IDr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDTL_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDTL_SBUS_LAST_IN_CHAINr */
        soc_block_list[216],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDTL_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPSr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_FDT_BUNDLE_GROUPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x134,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FDT_BUNDLE_GROUPS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_FDT_BUNDLE_GROUPS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x134,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FDT_BUNDLE_GROUPS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x134,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FDT_BUNDLE_GROUPS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x138,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FDT_BUNDLE_GROUPS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x138,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FDT_BUNDLE_GROUPS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_FDT_BUNDLE_GROUPS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_FDT_BUNDLE_GROUPS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x134,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FDT_BUNDLE_GROUPS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x134,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FDT_BUNDLE_GROUPS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x166,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FDT_BUNDLE_GROUPS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_CNTr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x130,
        0,
        4,
        soc_FDT_BUNDLE_GROUPS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00200805, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_CNT_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x136,
        0,
        4,
        soc_FDT_BUNDLE_GROUPS_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00200805, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_CNT_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x130,
        0,
        4,
        soc_FDT_BUNDLE_GROUPS_CNT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00200805, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_CNT_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x136,
        0,
        4,
        soc_FDT_BUNDLE_GROUPS_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00200805, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_CNT_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x136,
        0,
        4,
        soc_FDT_BUNDLE_GROUPS_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00200805, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_CNT_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x13a,
        0,
        4,
        soc_FDT_BUNDLE_GROUPS_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00200805, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_CNT_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x13a,
        0,
        4,
        soc_FDT_BUNDLE_GROUPS_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00200805, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_CNT_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x130,
        0,
        4,
        soc_FDT_BUNDLE_GROUPS_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00200805, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_CNT_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x130,
        0,
        4,
        soc_FDT_BUNDLE_GROUPS_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00200805, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_CNT_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x136,
        0,
        4,
        soc_FDT_BUNDLE_GROUPS_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00200805, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_CNT_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x136,
        0,
        4,
        soc_FDT_BUNDLE_GROUPS_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00200805, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_BUNDLE_GROUPS_CNT_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x168,
        0,
        4,
        soc_FDT_BUNDLE_GROUPS_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00200805, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x233,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x233,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x233,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x233,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x233,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x176,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x176,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x233,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x233,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x233,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x233,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x233,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_CONTEXT_CELL_COUNTER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x233,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CONTEXT_CELL_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_0_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_0_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_1_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_1_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_2_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_2_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x11d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x11d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x11d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x11d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x11d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_CPU_DATA_CELL_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x11d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_3_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x11d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x11d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_CPU_DATA_CELL_3_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_CPU_DATA_CELL_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_CRC_DROPPED_CELL_CNTr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CRC_DROPPED_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_CRC_DROPPED_CELL_CNT_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CRC_DROPPED_CELL_CNT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_CRC_DROPPED_CELL_CNT_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CRC_DROPPED_CELL_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_CRC_DROPPED_CELL_CNT_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CRC_DROPPED_CELL_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_CRC_DROPPED_PCK_CNTr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CRC_DROPPED_PCK_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_CRC_DROPPED_PCK_CNT_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CRC_DROPPED_PCK_CNT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_CRC_DROPPED_PCK_CNT_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CRC_DROPPED_PCK_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_CRC_DROPPED_PCK_CNT_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_CRC_DROPPED_PCK_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_DTQ_BADDR_0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x250,
        0,
        1,
        soc_FDT_DTQ_BADDR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_DTQ_BADDR_1r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x251,
        0,
        1,
        soc_FDT_DTQ_BADDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_DTQ_BADDR_2r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x252,
        0,
        1,
        soc_FDT_DTQ_BADDR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_DTQ_BADDR_3r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x253,
        0,
        1,
        soc_FDT_DTQ_BADDR_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_DTQ_BADDR_4r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x254,
        0,
        1,
        soc_FDT_DTQ_BADDR_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_DTQ_BADDR_5r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x255,
        0,
        1,
        soc_FDT_DTQ_BADDR_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_DTQ_EADDR_5r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x256,
        0,
        1,
        soc_FDT_DTQ_EADDR_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_DTQ_ENr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x257,
        0,
        1,
        soc_FDT_DTQ_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNTr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNT_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNT_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNT_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNT_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNT_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_CNT_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_1B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FDT_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FDT_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FDT_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FDT_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNTr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNT_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNT_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNT_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNT_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNT_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_CNT_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_ECC_2B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9b,
        0,
        1,
        soc_FDT_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9b,
        0,
        1,
        soc_FDT_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9b,
        0,
        1,
        soc_FDT_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9b,
        0,
        1,
        soc_FDT_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_INITIATEr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        5,
        soc_FDT_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_INITIATE_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        5,
        soc_FDT_ECC_ERR_1B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_INITIATE_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        5,
        soc_FDT_ECC_ERR_1B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_INITIATE_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        5,
        soc_FDT_ECC_ERR_1B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_INITIATE_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        5,
        soc_FDT_ECC_ERR_1B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_INITIATE_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        5,
        soc_FDT_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_INITIATE_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        5,
        soc_FDT_ECC_ERR_1B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_INITIATE_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FDT_ECC_ERR_1B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_INITIATE_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        20,
        soc_FDT_ECC_ERR_1B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        5,
        soc_FDT_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        5,
        soc_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        5,
        soc_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        5,
        soc_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        5,
        soc_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        5,
        soc_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        5,
        soc_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        9,
        soc_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9a,
        0,
        24,
        soc_FDT_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_INITIATEr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa6,
        0,
        5,
        soc_FDT_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_INITIATE_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa6,
        0,
        5,
        soc_FDT_ECC_ERR_2B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_INITIATE_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa6,
        0,
        5,
        soc_FDT_ECC_ERR_2B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_INITIATE_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa6,
        0,
        5,
        soc_FDT_ECC_ERR_2B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_INITIATE_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa6,
        0,
        5,
        soc_FDT_ECC_ERR_2B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_INITIATE_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa6,
        0,
        5,
        soc_FDT_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_INITIATE_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa6,
        0,
        5,
        soc_FDT_ECC_ERR_2B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_INITIATE_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FDT_ECC_ERR_2B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_INITIATE_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa6,
        0,
        20,
        soc_FDT_ECC_ERR_2B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9c,
        0,
        5,
        soc_FDT_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9c,
        0,
        5,
        soc_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9c,
        0,
        5,
        soc_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9c,
        0,
        5,
        soc_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9c,
        0,
        5,
        soc_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9c,
        0,
        5,
        soc_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9c,
        0,
        5,
        soc_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9c,
        0,
        9,
        soc_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x9c,
        0,
        24,
        soc_FDT_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FDT_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDT_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FDT_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDT_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FDT_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATAr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATA_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATA_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATA_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATA_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATA_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATA_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATA_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATA_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATA_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATA_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATA_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_ERROR_INITIATION_DATA_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FDT_ERROR_INITIATION_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNTr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNT_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNT_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNT_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNT_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNT_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNT_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNT_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNT_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNT_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNT_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNT_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FABRIC_DATA_BYTE_CNT_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FDT_FABRIC_DATA_BYTE_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FABRIC_PIPE_MAPPINGr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x2da,
        0,
        8,
        soc_FDT_FABRIC_PIPE_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FABRIC_TDM_PIPEr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x25a,
        0,
        1,
        soc_FDT_FABRIC_TDM_PIPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FAP_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc3,
        0,
        3,
        soc_FDT_FAP_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FAP_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc4,
        0,
        3,
        soc_FDT_FAP_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_FABRIC_MAPPINGr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FDT_FDT_CONTEXTS_FABRIC_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00001713, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001713, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001713, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001713, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001713, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001713, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001713, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001713, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x107,
        0,
        6,
        soc_FDT_FDT_CONTEXTS_FABRIC_MAPPING_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001713, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_INTERLEAVINGr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_FDT_FDT_CONTEXTS_INTERLEAVINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_INTERLEAVING_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_FDT_FDT_CONTEXTS_INTERLEAVING_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x105,
        0,
        4,
        soc_FDT_FDT_CONTEXTS_INTERLEAVING_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FDT_FDT_ENABLER_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x03000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03001a75, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        0,
        13,
        soc_FDT_FDT_ENABLER_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x03000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f007a75, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FDT_FDT_ENABLER_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x03000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03001a75, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        0,
        13,
        soc_FDT_FDT_ENABLER_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x03000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f007a75, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        0,
        13,
        soc_FDT_FDT_ENABLER_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x03000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f007a75, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        0,
        13,
        soc_FDT_FDT_ENABLER_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x03000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f007a75, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        0,
        13,
        soc_FDT_FDT_ENABLER_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x03000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f007a75, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FDT_FDT_ENABLER_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x03000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03001a75, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_FDT_FDT_ENABLER_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x03000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03001a75, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        0,
        13,
        soc_FDT_FDT_ENABLER_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x03000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f007a75, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        0,
        13,
        soc_FDT_FDT_ENABLER_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x03000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f007a75, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        0,
        13,
        soc_FDT_FDT_ENABLER_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x03000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f007a75, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FDT_ENABLER_REGISTER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS,
        18,
        soc_FDT_FDT_ENABLER_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xc3000001, 0x000001fb)
        SOC_RESET_MASK_DEC(0xff007a75, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FDT_LLFC_MAPPING_COREr */
        soc_block_list[43],
        soc_genreg,
        2,
        0x103,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_FDT_FDT_LLFC_MAPPING_COREr_fields,
        SOC_RESET_VAL_DEC(0x000071ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATIONr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FDT_FDT_SEGMENTATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATION_AND_INTERLEAVINGr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x101,
        0,
        7,
        soc_FDT_FDT_SEGMENTATION_AND_INTERLEAVINGr_fields,
        SOC_RESET_VAL_DEC(0x00000678, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATION_AND_INTERLEAVING_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x101,
        0,
        7,
        soc_FDT_FDT_SEGMENTATION_AND_INTERLEAVING_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000678, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATION_AND_INTERLEAVING_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x101,
        0,
        7,
        soc_FDT_FDT_SEGMENTATION_AND_INTERLEAVING_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000678, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATION_AND_INTERLEAVING_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x101,
        0,
        7,
        soc_FDT_FDT_SEGMENTATION_AND_INTERLEAVING_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000678, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPINGr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x101,
        0,
        9,
        soc_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x01c7ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x101,
        0,
        9,
        soc_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x01c7ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x101,
        0,
        9,
        soc_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x01c7ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x101,
        0,
        9,
        soc_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x01c7ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x101,
        0,
        9,
        soc_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x01c7ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x101,
        0,
        9,
        soc_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x01c7ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x101,
        0,
        9,
        soc_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x01c7ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x101,
        0,
        9,
        soc_FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x01c7ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FDT_WFDr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x266,
        SOC_REG_FLAG_ABOVE_64_BITS,
        4,
        soc_FDT_FDT_WFDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FDT_WFD_LINK_LFSR_SEEDr */
        soc_block_list[43],
        soc_genreg,
        112,
        0x26a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_FDT_WFD_LINK_LFSR_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FMAC_TX_DATA_CELL_SHAPER_ENr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x265,
        0,
        1,
        soc_FDT_FMAC_TX_DATA_CELL_SHAPER_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROLr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x209,
        0,
        3,
        soc_FDT_FMC_GCI_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROL_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x169,
        0,
        9,
        soc_FDT_FMC_GCI_FLOW_CONTROL_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROL_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x209,
        0,
        3,
        soc_FDT_FMC_GCI_FLOW_CONTROL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROL_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x169,
        0,
        9,
        soc_FDT_FMC_GCI_FLOW_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROL_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x169,
        0,
        9,
        soc_FDT_FMC_GCI_FLOW_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROL_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16a,
        0,
        9,
        soc_FDT_FMC_GCI_FLOW_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROL_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16a,
        0,
        9,
        soc_FDT_FMC_GCI_FLOW_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROL_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x209,
        0,
        3,
        soc_FDT_FMC_GCI_FLOW_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROL_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x209,
        0,
        3,
        soc_FDT_FMC_GCI_FLOW_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROL_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x169,
        0,
        9,
        soc_FDT_FMC_GCI_FLOW_CONTROL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROL_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x169,
        0,
        9,
        soc_FDT_FMC_GCI_FLOW_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROL_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x19c,
        0,
        9,
        soc_FDT_FMC_GCI_FLOW_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_FMC_GCI_FLOW_CONTROL_COREr */
        soc_block_list[43],
        soc_genreg,
        2,
        0x154,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FDT_FMC_GCI_FLOW_CONTROL_COREr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASKr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x129,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASK_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASK_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x129,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASK_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASK_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASK_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASK_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASK_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x129,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASK_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x129,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASK_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASK_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASK_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_GCI_LINK_MASK_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x134,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_GCI_LINK_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDT_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDT_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_1_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDT_GLOBAL_GENERAL_CFG_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_1_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDT_GLOBAL_GENERAL_CFG_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_1_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDT_GLOBAL_GENERAL_CFG_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_1_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDT_GLOBAL_GENERAL_CFG_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_1_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDT_GLOBAL_GENERAL_CFG_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_1_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDT_GLOBAL_GENERAL_CFG_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_1_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FDT_GLOBAL_GENERAL_CFG_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_2_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDT_GLOBAL_GENERAL_CFG_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_2_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDT_GLOBAL_GENERAL_CFG_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_2_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDT_GLOBAL_GENERAL_CFG_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_2_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc2,
        0,
        3,
        soc_FDT_GLOBAL_GENERAL_CFG_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_2_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc2,
        0,
        3,
        soc_FDT_GLOBAL_GENERAL_CFG_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_2_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDT_GLOBAL_GENERAL_CFG_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_GENERAL_CFG_2_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDT_GLOBAL_GENERAL_CFG_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_MEM_OPTIONSr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDT_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_MEM_OPTIONS_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDT_GLOBAL_MEM_OPTIONS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDT_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDT_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_MEM_OPTIONS_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_FDT_GLOBAL_MEM_OPTIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_FDT_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDT_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FDT_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_GLOBAL_MEM_OPTIONS_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FDT_GLOBAL_MEM_OPTIONS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATIONr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDT_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATION_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDT_GTIMER_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDT_GTIMER_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDT_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDT_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATION_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FDT_GTIMER_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FDT_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATION_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDT_GTIMER_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATION_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDT_GTIMER_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATION_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDT_GTIMER_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDT_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FDT_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_GTIMER_CONFIGURATION_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_FDT_GTIMER_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_GTIMER_CYCLEr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_FDT_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_GTIMER_TRIGGERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_GTIMER_TRIGGER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_GTIMER_TRIGGER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_GTIMER_TRIGGER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_GTIMER_TRIGGER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_GTIMER_TRIGGER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_GTIMER_TRIGGER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_GTIMER_TRIGGER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_GTIMER_TRIGGER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_GTIMER_TRIGGER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_GTIMER_TRIGGER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMANDr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESS_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESS_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESS_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FDT_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMAND_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMAND_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMAND_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMAND_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMAND_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMAND_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMAND_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMAND_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMAND_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMAND_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMAND_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FDT_INDIRECT_COMMAND_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_DATA_INCREMENT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDT_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FDT_INDIRECT_COMMAND_WIDE_MEM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDT_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_FORCE_BUBBLE_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDT_INDIRECT_FORCE_BUBBLE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_FORCE_BUBBLE_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDT_INDIRECT_FORCE_BUBBLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_FORCE_BUBBLE_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDT_INDIRECT_FORCE_BUBBLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_FORCE_BUBBLE_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDT_INDIRECT_FORCE_BUBBLE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_FORCE_BUBBLE_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDT_INDIRECT_FORCE_BUBBLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_INDIRECT_FORCE_BUBBLE_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDT_INDIRECT_FORCE_BUBBLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_FORCE_BUBBLE_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDT_INDIRECT_FORCE_BUBBLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_INDIRECT_FORCE_BUBBLE_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FDT_INDIRECT_FORCE_BUBBLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_INITIATE_ECC_1B_ERRORSr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FDT_INITIATE_ECC_1B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_INITIATE_ECC_1B_ERRORS_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FDT_INITIATE_ECC_1B_ERRORS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_INITIATE_ECC_1B_ERRORS_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FDT_INITIATE_ECC_1B_ERRORS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_INITIATE_ECC_1B_ERRORS_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FDT_INITIATE_ECC_1B_ERRORS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_INITIATE_ECC_2B_ERRORSr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa5,
        0,
        1,
        soc_FDT_INITIATE_ECC_2B_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_INITIATE_ECC_2B_ERRORS_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa5,
        0,
        1,
        soc_FDT_INITIATE_ECC_2B_ERRORS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_INITIATE_ECC_2B_ERRORS_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa5,
        0,
        1,
        soc_FDT_INITIATE_ECC_2B_ERRORS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_INITIATE_ECC_2B_ERRORS_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa5,
        0,
        1,
        soc_FDT_INITIATE_ECC_2B_ERRORS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_INITIATE_PARITY_ERRORSr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_INITIATE_PARITY_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_INITIATE_PARITY_ERRORS_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_INITIATE_PARITY_ERRORS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_INITIATE_PARITY_ERRORS_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_INITIATE_PARITY_ERRORS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_INITIATE_PARITY_ERRORS_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_INITIATE_PARITY_ERRORS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        7,
        soc_FDT_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        0,
        6,
        soc_FDT_INTERRUPT_MASK_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        7,
        soc_FDT_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        0,
        6,
        soc_FDT_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        0,
        6,
        soc_FDT_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        0,
        12,
        soc_FDT_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        0,
        12,
        soc_FDT_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        7,
        soc_FDT_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        7,
        soc_FDT_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        0,
        6,
        soc_FDT_INTERRUPT_MASK_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        0,
        6,
        soc_FDT_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS,
        13,
        soc_FDT_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffe3, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_MASK_REGISTER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x10,
        0,
        7,
        soc_FDT_INTERRUPT_MASK_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        7,
        soc_FDT_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        6,
        soc_FDT_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        7,
        soc_FDT_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        6,
        soc_FDT_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        6,
        soc_FDT_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        12,
        soc_FDT_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        12,
        soc_FDT_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        7,
        soc_FDT_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        7,
        soc_FDT_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        6,
        soc_FDT_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        6,
        soc_FDT_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_INTERRUPT,
        13,
        soc_FDT_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffe3, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FDT_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TESTr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDT_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INTERRUPT_REGISTER_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDT_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDT_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDT_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDT_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDT_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDT_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDT_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FDT_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENTr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENTr_fields,
        SOC_RESET_VAL_DEC(0x20502fff, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENT_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x20502fff, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENT_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x20502fff, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENT_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x20502fff, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENT_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x20502fff, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENT_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x88140bff, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENT_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x88140bff, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENT_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x20502fff, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENT_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x20502fff, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENT_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x20502fff, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENT_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x20502fff, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENT_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x193,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x20502fff, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_MANAGMENENT_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x14d,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FDT_IN_BAND_MANAGMENENT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x20502fff, 0x0000000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_Ar */
        soc_block_list[43],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_A_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x162,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_A_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_A_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_A_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x162,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_A_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x162,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_A_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_A_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_A_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_A_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_A_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_A_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_A_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x162,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_A_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_A_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x162,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_A_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_A_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x14f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IN_BAND_STATUS_A_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_Br */
        soc_block_list[43],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_B_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_B_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_B_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_B_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_B_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_B_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_B_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_B_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_B_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_B_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_B_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_B_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_B_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_B_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_B_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_B_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_B_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_IN_BAND_STATUS_B_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x150,
        SOC_REG_FLAG_RO,
        4,
        soc_FDT_IN_BAND_STATUS_B_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_IPT_0_WFQ_CONFIGr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16f,
        0,
        5,
        soc_FDT_IPT_0_WFQ_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_IPT_0_WFQ_CONFIG_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16f,
        0,
        5,
        soc_FDT_IPT_0_WFQ_CONFIG_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_IPT_0_WFQ_CONFIG_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16f,
        0,
        5,
        soc_FDT_IPT_0_WFQ_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_IPT_0_WFQ_CONFIG_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16f,
        0,
        5,
        soc_FDT_IPT_0_WFQ_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_IPT_0_WFQ_CONFIG_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x170,
        SOC_REG_FLAG_ABOVE_64_BITS,
        11,
        soc_FDT_IPT_0_WFQ_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_IPT_0_WFQ_CONFIG_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x170,
        SOC_REG_FLAG_ABOVE_64_BITS,
        11,
        soc_FDT_IPT_0_WFQ_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_IPT_0_WFQ_CONFIG_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16f,
        0,
        5,
        soc_FDT_IPT_0_WFQ_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_IPT_0_WFQ_CONFIG_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x13d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        11,
        soc_FDT_IPT_0_WFQ_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_IPT_1_WFQ_CONFIGr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x170,
        0,
        5,
        soc_FDT_IPT_1_WFQ_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_IPT_1_WFQ_CONFIG_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x170,
        0,
        5,
        soc_FDT_IPT_1_WFQ_CONFIG_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_IPT_1_WFQ_CONFIG_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x170,
        0,
        5,
        soc_FDT_IPT_1_WFQ_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_IPT_1_WFQ_CONFIG_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x170,
        0,
        5,
        soc_FDT_IPT_1_WFQ_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_IPT_1_WFQ_CONFIG_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x170,
        0,
        5,
        soc_FDT_IPT_1_WFQ_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002040f, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_IPT_1_WFQ_CONFIG_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        11,
        soc_FDT_IPT_1_WFQ_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZEr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16e,
        0,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16e,
        0,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16e,
        0,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16f,
        0,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16f,
        0,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16e,
        0,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16e,
        0,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x1a1,
        0,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x15a,
        0,
        2,
        soc_FDT_IPT_CTRL_FIFO_SER_FREEZE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x177,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x177,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_IPT_DESC_CELL_COUNTER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IPT_DESC_CELL_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_IPT_FIFOS_WFQ_CONFIGURATIONr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12b,
        0,
        3,
        soc_FDT_IPT_FIFOS_WFQ_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00004081, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_IPT_FIFOS_WFQ_CONFIGURATION_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12b,
        0,
        3,
        soc_FDT_IPT_FIFOS_WFQ_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004081, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_IPT_FIFOS_WFQ_CONFIGURATION_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12b,
        0,
        3,
        soc_FDT_IPT_FIFOS_WFQ_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004081, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_IPT_FIFOS_WFQ_CONFIGURATION_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12b,
        0,
        3,
        soc_FDT_IPT_FIFOS_WFQ_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004081, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x235,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x235,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x235,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x235,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x235,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x178,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x178,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x235,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x235,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x235,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x235,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x235,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_IRE_DESC_CELL_COUNTER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x235,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_IRE_DESC_CELL_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_IRE_LOCAL_BACKPRESSURE_ENr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x25b,
        0,
        1,
        soc_FDT_IRE_LOCAL_BACKPRESSURE_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_LB_RR_PTR_CTXr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x2db,
        0,
        5,
        soc_FDT_LB_RR_PTR_CTXr_fields,
        SOC_RESET_VAL_DEC(0x00000148, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATIONr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x204,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATION_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x164,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATION_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x204,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATION_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x164,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATION_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x164,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATION_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x165,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATION_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x165,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATION_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x204,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATION_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x204,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATION_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x164,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATION_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x164,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATION_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x197,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_LINK_BITMAP_CONFIGURATION_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x151,
        0,
        3,
        soc_FDT_LINK_BITMAP_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_LINK_BUNDLE_BITMAPr */
        soc_block_list[43],
        soc_genreg,
        36,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_LINK_BUNDLE_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_LINK_BUNDLE_BITMAP_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        18,
        0x137,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_LINK_BUNDLE_BITMAP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_LINK_BUNDLE_BITMAP_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        36,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_LINK_BUNDLE_BITMAP_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_LINK_BUNDLE_BITMAP_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        18,
        0x137,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_LINK_BUNDLE_BITMAP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_LINK_BUNDLE_BITMAP_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        18,
        0x137,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_LINK_BUNDLE_BITMAP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_LINK_BUNDLE_BITMAP_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        18,
        0x13b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_LINK_BUNDLE_BITMAP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_LINK_BUNDLE_BITMAP_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        18,
        0x13b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_LINK_BUNDLE_BITMAP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_LINK_BUNDLE_BITMAP_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        36,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_LINK_BUNDLE_BITMAP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_LINK_BUNDLE_BITMAP_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        36,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_LINK_BUNDLE_BITMAP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_LINK_BUNDLE_BITMAP_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        18,
        0x137,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_LINK_BUNDLE_BITMAP_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_LINK_BUNDLE_BITMAP_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        18,
        0x137,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_LINK_BUNDLE_BITMAP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_LINK_BUNDLE_BITMAP_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        18,
        0x169,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_LINK_BUNDLE_BITMAP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATIONr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x128,
        0,
        7,
        soc_FDT_LINK_LOAD_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x000f4000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        0,
        11,
        soc_FDT_LINK_LOAD_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00fffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x128,
        0,
        7,
        soc_FDT_LINK_LOAD_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f4000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        0,
        11,
        soc_FDT_LINK_LOAD_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00fffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        0,
        11,
        soc_FDT_LINK_LOAD_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00fffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        0,
        11,
        soc_FDT_LINK_LOAD_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00fffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        0,
        11,
        soc_FDT_LINK_LOAD_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00fffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x128,
        0,
        7,
        soc_FDT_LINK_LOAD_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000f4000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x128,
        0,
        7,
        soc_FDT_LINK_LOAD_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f4000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        0,
        11,
        soc_FDT_LINK_LOAD_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00fffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        0,
        11,
        soc_FDT_LINK_LOAD_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00fffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        0,
        11,
        soc_FDT_LINK_LOAD_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00fffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x131,
        0,
        5,
        soc_FDT_LINK_LOAD_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xa0000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_LINK_LOAD_CONFIGURATION_COREr */
        soc_block_list[43],
        soc_genreg,
        2,
        0x132,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FDT_LINK_LOAD_CONFIGURATION_COREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_LINK_READY_THRr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x264,
        0,
        2,
        soc_FDT_LINK_READY_THRr_fields,
        SOC_RESET_VAL_DEC(0x0000008c, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_LINK_RESETr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x260,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_LINK_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATIONr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        7,
        soc_FDT_LOAD_BALANCING_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00002028, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATION_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x130,
        0,
        7,
        soc_FDT_LOAD_BALANCING_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATION_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        7,
        soc_FDT_LOAD_BALANCING_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002028, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATION_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x130,
        0,
        7,
        soc_FDT_LOAD_BALANCING_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATION_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x130,
        0,
        7,
        soc_FDT_LOAD_BALANCING_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATION_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x130,
        0,
        7,
        soc_FDT_LOAD_BALANCING_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATION_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x130,
        0,
        7,
        soc_FDT_LOAD_BALANCING_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATION_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        7,
        soc_FDT_LOAD_BALANCING_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00002028, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATION_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        7,
        soc_FDT_LOAD_BALANCING_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002028, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATION_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x130,
        0,
        7,
        soc_FDT_LOAD_BALANCING_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATION_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x130,
        0,
        7,
        soc_FDT_LOAD_BALANCING_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATION_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x130,
        0,
        7,
        soc_FDT_LOAD_BALANCING_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_CONFIGURATION_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x135,
        0,
        6,
        soc_FDT_LOAD_BALANCING_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_SWITCH_CONFIGURATIONr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_LOAD_BALANCING_SWITCH_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x135,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x135,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x136,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_LOAD_BALANCING_SWITCH_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17a,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x237,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_LOCAL_TDM_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_MESH_DEST_IDr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x25d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_FDT_MESH_DEST_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_MESH_MC_DTQ_LOCAL_BACKPRESSURE_ENr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x25c,
        0,
        1,
        soc_FDT_MESH_MC_DTQ_LOCAL_BACKPRESSURE_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_MESH_MC_RELICATIONr */
        soc_block_list[43],
        soc_genreg,
        3,
        0x15b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_MESH_MC_RELICATIONr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_MESH_MC_RELICATION_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        3,
        0x15b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_MESH_MC_RELICATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_MESH_MC_RELICATION_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        3,
        0x15b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_MESH_MC_RELICATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_MESH_MC_RELICATION_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        3,
        0x15b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_MESH_MC_RELICATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_MESH_MC_RELICATION_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x15f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_MESH_MC_RELICATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_MESH_MC_RELICATION_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x15f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_MESH_MC_RELICATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_MESH_MC_RELICATION_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        3,
        0x15b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_MESH_MC_RELICATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_MESH_MC_RELICATION_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        3,
        0x18d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_MESH_MC_RELICATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_MESH_MC_RELICATION_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        3,
        0x147,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_MESH_MC_RELICATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_MIN_NOF_LINKS_DROPr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_MIN_NOF_LINKS_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_MIN_NOF_LINKS_DROP_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_MIN_NOF_LINKS_DROP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_MIN_NOF_LINKS_DROP_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_MIN_NOF_LINKS_DROP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_MIN_NOF_LINKS_DROP_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_MIN_NOF_LINKS_DROP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_MIN_NOF_LINKS_DROP_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_MIN_NOF_LINKS_DROP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_MIN_NOF_LINKS_DROP_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17f,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_MIN_NOF_LINKS_DROP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_MIN_NOF_LINKS_DROP_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_MIN_NOF_LINKS_DROP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_MIN_NOF_LINKS_DROP_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_MIN_NOF_LINKS_DROP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_MIN_NOF_LINKS_DROP_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_MIN_NOF_LINKS_DROP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASKr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20a,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASK_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16a,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASK_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20a,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASK_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16a,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASK_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16a,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASK_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16b,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASK_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16b,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASK_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20a,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASK_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20a,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASK_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16a,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASK_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16a,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASK_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x19d,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_MULTICAST_ID_MASK_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x156,
        0,
        1,
        soc_FDT_MULTICAST_ID_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASKr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASK_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASK_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASK_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASK_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASK_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x168,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASK_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x168,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASK_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASK_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASK_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASK_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASK_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_NON_TDM_LINK_MASK_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x153,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_NON_TDM_LINK_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNTr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNT_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNT_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNT_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNT_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNT_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNT_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNT_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNT_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNT_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNT_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNT_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_CNT_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FDT_PARITY_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_MONITOR_MEM_MASKr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PARITY_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PARITY_ERR_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_MONITOR_MEM_MASK_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PARITY_ERR_MONITOR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_PARITY_ERR_MONITOR_MEM_MASK_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PARITY_ERR_MONITOR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_PAR_ERR_INITIATEr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_PAR_ERR_INITIATE_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_PAR_ERR_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_PAR_ERR_INITIATE_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_PAR_ERR_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_PAR_ERR_INITIATE_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_PAR_ERR_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_PAR_ERR_INITIATE_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_PAR_ERR_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_PAR_ERR_INITIATE_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_PAR_ERR_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_PAR_ERR_INITIATE_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_PAR_ERR_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_PAR_ERR_INITIATE_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_PAR_ERR_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PAR_ERR_INITIATE_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FDT_PAR_ERR_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_PAR_ERR_MEM_MASKr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_PAR_ERR_MEM_MASK_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PAR_ERR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_PAR_ERR_MEM_MASK_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PAR_ERR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_PAR_ERR_MEM_MASK_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PAR_ERR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_PAR_ERR_MEM_MASK_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PAR_ERR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_PAR_ERR_MEM_MASK_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PAR_ERR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_PAR_ERR_MEM_MASK_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PAR_ERR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_PAR_ERR_MEM_MASK_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PAR_ERR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PAR_ERR_MEM_MASK_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FDT_PAR_ERR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PCMI_0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FDT_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PCMI_1r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FDT_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PCMI_2r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FDT_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PCMI_3r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FDT_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PCMI_0_Sr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FDT_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PCMI_0_Tr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FDT_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PCMI_1_Sr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FDT_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PCMI_1_Tr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FDT_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PCMI_2_Sr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FDT_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PCMI_2_Tr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FDT_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PCMI_3_Sr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FDT_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_PCMI_3_Tr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FDT_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_0085r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_0086r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0086r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_0090r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_0091r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_0092r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_0093r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_REG_0131r */
        soc_block_list[43],
        soc_genreg,
        3,
        0x131,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_REG_0131r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_REG_0134r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x134,
        0,
        1,
        soc_FDT_REG_0134r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0137r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x137,
        0,
        1,
        soc_FDT_REG_0137r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0138r */
        soc_block_list[43],
        soc_genreg,
        3,
        0x138,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_REG_0138r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_0139r */
        soc_block_list[43],
        soc_genreg,
        3,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDT_REG_0139r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_0140r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x140,
        0,
        1,
        soc_FDT_REG_0140r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0146r */
        soc_block_list[43],
        soc_genreg,
        2,
        0x146,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_REG_0146r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0148r */
        soc_block_list[43],
        soc_genreg,
        9,
        0x148,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        13,
        soc_FDT_REG_0148r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_0157r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x157,
        0,
        1,
        soc_FDT_REG_0157r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0163r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x163,
        0,
        1,
        soc_FDT_REG_0163r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0164r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x164,
        0,
        1,
        soc_FDT_REG_0164r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0165r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x165,
        0,
        1,
        soc_FDT_REG_0165r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_REG_0180r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x180,
        0,
        3,
        soc_FDT_REG_0180r_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_REG_0238r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0238r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_REG_0239r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0239r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0240r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x240,
        0,
        1,
        soc_FDT_REG_0240r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0241r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x241,
        0,
        1,
        soc_FDT_REG_0241r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0242r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x242,
        0,
        1,
        soc_FDT_REG_0242r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0243r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x243,
        0,
        1,
        soc_FDT_REG_0243r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0244r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x244,
        0,
        1,
        soc_FDT_REG_0244r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0245r */
        soc_block_list[43],
        soc_genreg,
        8,
        0x245,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDT_REG_0245r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_0258r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x258,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_REG_0258r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_0085_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_REG_0085_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_0085_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_REG_0085_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_0085_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_REG_0085_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_0086_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0086_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_0086_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0086_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_0086_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0086_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_0090_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0090_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_0090_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0090_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_0090_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0090_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_0091_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0091_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_0091_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0091_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_0091_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0091_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_0092_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0092_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_0092_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0092_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_0092_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0092_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_0093_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0093_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_0093_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0093_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_0093_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_REG_0093_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_00AEr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FDT_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_00AFr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FDT_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_00AF_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FDT_REG_00AF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_00AF_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FDT_REG_00AF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_00C0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc0,
        0,
        1,
        soc_FDT_REG_00C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_00C1r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc1,
        0,
        1,
        soc_FDT_REG_00C1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_00C0_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc0,
        0,
        1,
        soc_FDT_REG_00C0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_00C0_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc0,
        0,
        1,
        soc_FDT_REG_00C0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_00C0_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc0,
        0,
        1,
        soc_FDT_REG_00C0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_00C1_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc1,
        0,
        1,
        soc_FDT_REG_00C1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_00C1_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc1,
        0,
        1,
        soc_FDT_REG_00C1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_00C1_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xc1,
        0,
        1,
        soc_FDT_REG_00C1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_00CEr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xce,
        0,
        3,
        soc_FDT_REG_00CEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_00CE_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xce,
        0,
        3,
        soc_FDT_REG_00CE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_00CE_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xce,
        0,
        3,
        soc_FDT_REG_00CE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_00CE_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xce,
        0,
        3,
        soc_FDT_REG_00CE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_00CFr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xcf,
        0,
        3,
        soc_FDT_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_00CF_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xcf,
        0,
        3,
        soc_FDT_REG_00CF_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_00CF_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xcf,
        0,
        3,
        soc_FDT_REG_00CF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_00CF_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xcf,
        0,
        3,
        soc_FDT_REG_00CF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_00D0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xd0,
        0,
        1,
        soc_FDT_REG_00D0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_00D0_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xd0,
        0,
        1,
        soc_FDT_REG_00D0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_00D0_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xd0,
        0,
        1,
        soc_FDT_REG_00D0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_00D0_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xd0,
        0,
        1,
        soc_FDT_REG_00D0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_REG_0131_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        3,
        0x131,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_REG_0131_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_REG_0134_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x134,
        0,
        1,
        soc_FDT_REG_0134_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0134_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        3,
        0x134,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FDT_REG_0134_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_013Br */
        soc_block_list[43],
        soc_genreg,
        1,
        0x13b,
        0,
        1,
        soc_FDT_REG_013Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_013Cr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x13c,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_REG_013Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00030000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_013C_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x13c,
        0,
        1,
        soc_FDT_REG_013C_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_013Dr */
        soc_block_list[43],
        soc_genreg,
        3,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FDT_REG_013Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_REG_016Br */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_REG_016Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_REG_016B_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_REG_016B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_REG_016B_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_REG_016B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_REG_016B_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_REG_016B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_REG_016B_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_REG_016B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_REG_016Cr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_REG_016Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_REG_016C_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x16c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_REG_016C_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_REG_017Br */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_017Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_REG_017B_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17b,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_017B_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_REG_017Cr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_017Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_REG_017C_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x17c,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_017C_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_REG_0180_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x180,
        0,
        3,
        soc_FDT_REG_0180_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_019Er */
        soc_block_list[43],
        soc_genreg,
        1,
        0x19e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FDT_REG_019Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_REG_020Br */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FDT_REG_020Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_REG_020B_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FDT_REG_020B_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_REG_020B_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FDT_REG_020B_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_REG_020B_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FDT_REG_020B_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_REG_0238_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0238_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_REG_0238_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0238_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_REG_0238_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0238_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_REG_0238_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0238_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0238_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0238_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_0238_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0238_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_REG_0239_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0239_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_REG_0239_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0239_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_REG_0239_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0239_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_REG_0239_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0239_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_0239_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0239_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_0239_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_REG_0239_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_023Dr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23d,
        0,
        3,
        soc_FDT_REG_023Dr_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_023D_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23d,
        0,
        3,
        soc_FDT_REG_023D_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_023Er */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23e,
        0,
        1,
        soc_FDT_REG_023Er_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_023E_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23e,
        0,
        1,
        soc_FDT_REG_023E_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_023Fr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23f,
        0,
        1,
        soc_FDT_REG_023Fr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_023F_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x23f,
        0,
        1,
        soc_FDT_REG_023F_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_0240_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x240,
        0,
        1,
        soc_FDT_REG_0240_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_0241_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x241,
        0,
        1,
        soc_FDT_REG_0241_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_0242_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x242,
        0,
        1,
        soc_FDT_REG_0242_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_0243_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x243,
        0,
        1,
        soc_FDT_REG_0243_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_0244_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x244,
        0,
        1,
        soc_FDT_REG_0244_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_0245_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        8,
        0x245,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FDT_REG_0245_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_024Dr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x24d,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_REG_024Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_024D_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x24d,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_REG_024D_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_024Er */
        soc_block_list[43],
        soc_genreg,
        1,
        0x24e,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_REG_024Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_024E_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x24e,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_REG_024E_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_REG_024Fr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x24f,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_REG_024Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_REG_024F_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x24f,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_REG_024F_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MIRROR_ADDRr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MIRROR_ADDR_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_RESERVED_MIRROR_ADDR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MIRROR_ADDR_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_RESERVED_MIRROR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_RESERVED_MIRROR_ADDR_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_RESERVED_MIRROR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MIRROR_ADDR_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_RESERVED_MIRROR_ADDR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_RESERVED_MIRROR_ADDR_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_RESERVED_MIRROR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MIRROR_ADDR_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_RESERVED_MIRROR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MIRROR_ADDR_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FDT_RESERVED_MIRROR_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCDr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDT_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCD_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDT_RESERVED_MTCD_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDT_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDT_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCD_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDT_RESERVED_MTCD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDT_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDT_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDT_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCD_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FDT_RESERVED_MTCD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCPr */
        soc_block_list[43],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDT_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCP_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDT_RESERVED_MTCP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDT_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDT_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCP_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDT_RESERVED_MTCP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDT_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDT_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDT_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_RESERVED_MTCP_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FDT_RESERVED_MTCP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDT_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_1r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDT_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_2r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDT_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_3r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDT_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_0_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDT_RESERVED_SPARE_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_0_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDT_RESERVED_SPARE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_0_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDT_RESERVED_SPARE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_0_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDT_RESERVED_SPARE_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDT_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_0_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDT_RESERVED_SPARE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_0_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDT_RESERVED_SPARE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_0_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FDT_RESERVED_SPARE_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_1_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDT_RESERVED_SPARE_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_1_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDT_RESERVED_SPARE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_1_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDT_RESERVED_SPARE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_1_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDT_RESERVED_SPARE_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDT_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_1_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDT_RESERVED_SPARE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_1_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDT_RESERVED_SPARE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_1_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FDT_RESERVED_SPARE_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_2_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDT_RESERVED_SPARE_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_2_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDT_RESERVED_SPARE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_2_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDT_RESERVED_SPARE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_2_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDT_RESERVED_SPARE_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDT_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_2_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDT_RESERVED_SPARE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_2_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDT_RESERVED_SPARE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_2_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FDT_RESERVED_SPARE_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_3_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDT_RESERVED_SPARE_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDT_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDT_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_3_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDT_RESERVED_SPARE_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDT_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDT_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDT_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_RESERVED_SPARE_3_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FDT_RESERVED_SPARE_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_SBUS_BROADCAST_IDr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDT_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_SBUS_BROADCAST_ID_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDT_SBUS_BROADCAST_ID_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_SBUS_BROADCAST_ID_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDT_SBUS_BROADCAST_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_SBUS_BROADCAST_ID_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDT_SBUS_BROADCAST_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_SBUS_BROADCAST_ID_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDT_SBUS_BROADCAST_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDT_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_SBUS_BROADCAST_ID_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDT_SBUS_BROADCAST_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_SBUS_BROADCAST_ID_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDT_SBUS_BROADCAST_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_SBUS_BROADCAST_ID_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FDT_SBUS_BROADCAST_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAINr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAIN_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDT_SBUS_LAST_IN_CHAIN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAIN_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_SBUS_LAST_IN_CHAIN_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAIN_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDT_SBUS_LAST_IN_CHAIN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAIN_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDT_SBUS_LAST_IN_CHAIN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAIN_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDT_SBUS_LAST_IN_CHAIN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDT_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAIN_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_SBUS_LAST_IN_CHAIN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAIN_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_SBUS_LAST_IN_CHAIN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAIN_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDT_SBUS_LAST_IN_CHAIN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAIN_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDT_SBUS_LAST_IN_CHAIN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAIN_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDT_SBUS_LAST_IN_CHAIN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_SBUS_LAST_IN_CHAIN_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FDT_SBUS_LAST_IN_CHAIN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_SIMPLE_PACKING_CONFIGURATIONr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        4,
        soc_FDT_SIMPLE_PACKING_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00884882, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_SIMPLE_PACKING_CONFIGURATION_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        4,
        soc_FDT_SIMPLE_PACKING_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00884882, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        4,
        soc_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00884882, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        4,
        soc_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00884882, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        4,
        soc_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00884882, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        4,
        soc_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00884882, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        4,
        soc_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00884882, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        4,
        soc_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00884882, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12f,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_FDT_SIMPLE_PACKING_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x10ffeffd, 0x00000233)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x179,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x179,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_TDM_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TDM_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATIONr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x127,
        0,
        9,
        soc_FDT_TDM_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0013c203, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATION_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12b,
        0,
        6,
        soc_FDT_TDM_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00027880, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATION_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x127,
        0,
        9,
        soc_FDT_TDM_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0013c203, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATION_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12b,
        0,
        6,
        soc_FDT_TDM_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00027880, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATION_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12b,
        0,
        6,
        soc_FDT_TDM_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00027880, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATION_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12b,
        0,
        3,
        soc_FDT_TDM_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007880, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATION_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12b,
        0,
        3,
        soc_FDT_TDM_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00007880, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATION_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x127,
        0,
        9,
        soc_FDT_TDM_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0013c203, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATION_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x127,
        0,
        9,
        soc_FDT_TDM_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0013c203, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATION_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12b,
        0,
        6,
        soc_FDT_TDM_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00027880, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATION_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12b,
        0,
        6,
        soc_FDT_TDM_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00027880, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATION_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12b,
        0,
        6,
        soc_FDT_TDM_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00027880, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_TDM_CONFIGURATION_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12e,
        0,
        6,
        soc_FDT_TDM_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00027880, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASKr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASK_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x165,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASK_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASK_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x165,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASK_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x165,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASK_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x166,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASK_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x166,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASK_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASK_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASK_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x165,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASK_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x165,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASK_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_TDM_LINK_MASK_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x152,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FDT_TDM_LINK_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x173,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x173,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_TRANSMITTED_DATA_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x125,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x129,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x125,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x129,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x129,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x129,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x129,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x125,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x125,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x129,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x129,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x129,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12c,
        0,
        2,
        soc_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12a,
        0,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12a,
        0,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12a,
        0,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12a,
        0,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12a,
        0,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12a,
        0,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12a,
        0,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12a,
        0,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x12d,
        0,
        1,
        soc_FDT_TRANSMIT_DATA_CELL_TRIGGER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDEDr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x175,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x175,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_RO,
        1,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTERr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM8206_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88202_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88375_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88375_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88470_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x174,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88470_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x174,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88650_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88660_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88675_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88675_B0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88680_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        2,
        soc_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_WFQ_0_CONFIGr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x13d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        11,
        soc_FDT_WFQ_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_WFQ_0_CONFIG_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x141,
        SOC_REG_FLAG_ABOVE_64_BITS,
        9,
        soc_FDT_WFQ_0_CONFIG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_WFQ_1_CONFIGr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        11,
        soc_FDT_WFQ_1_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FDT_WFQ_1_CONFIG_BCM88690_A0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x144,
        SOC_REG_FLAG_ABOVE_64_BITS,
        9,
        soc_FDT_WFQ_1_CONFIG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FDT_WFQ_CORE_CONFIGr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x143,
        SOC_REG_FLAG_ABOVE_64_BITS,
        12,
        soc_FDT_WFQ_CORE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_BAD_MVR_DROP_COUNTr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80021,
        0,
        1,
        soc_FD_BAD_MVR_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_CFAPFULLTHRESHOLDr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80015,
        0,
        2,
        soc_FD_CFAPFULLTHRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x3fb5ffeb, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_CFAPPOOLSIZEr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80014,
        0,
        2,
        soc_FD_CFAPPOOLSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_CONFIGr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80000,
        0,
        13,
        soc_FD_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_ECC_DEBUGr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80016,
        0,
        8,
        soc_FD_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_ECC_ERRORr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80017,
        0,
        10,
        soc_FD_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_ECC_ERROR_MASKr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80018,
        0,
        10,
        soc_FD_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_FCT_ECC_STATUSr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8001a,
        0,
        1,
        soc_EP_DEST_PORT_MAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_GMT_ECC_STATUSr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80019,
        0,
        1,
        soc_EP_OI2QB_MAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_LAG0_0r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80006,
        0,
        1,
        soc_FD_LAG0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_LAG0_1r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80007,
        0,
        1,
        soc_FD_LAG0_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_LAG0_2r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80008,
        0,
        1,
        soc_FD_LAG0_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_LAG0_3r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80009,
        0,
        1,
        soc_FD_LAG0_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_LAG0_4r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8000a,
        0,
        1,
        soc_FD_LAG0_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_LAG1_0r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8000b,
        0,
        1,
        soc_FD_LAG1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_LAG1_1r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8000c,
        0,
        1,
        soc_FD_LAG1_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_LAG1_2r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8000d,
        0,
        1,
        soc_FD_LAG1_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_LAG1_3r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8000e,
        0,
        1,
        soc_FD_LAG1_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_LAG1_4r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8000f,
        0,
        1,
        soc_FD_LAG1_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_MDB_A_ECC_STATUSr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8001c,
        0,
        1,
        soc_FD_MDB_A_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_MDB_B_ECC_STATUSr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8001d,
        0,
        1,
        soc_FD_MDB_A_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_NULL_MVR_DROP_COUNTr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80022,
        0,
        1,
        soc_FD_NULL_MVR_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_PACKET_DROP_COUNTr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8001e,
        0,
        1,
        soc_FD_PACKET_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_PACKET_DROP_COUNT_REDr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80020,
        0,
        1,
        soc_FD_PACKET_DROP_COUNT_REDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_PACKET_DROP_COUNT_YELLOWr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8001f,
        0,
        1,
        soc_FD_PACKET_DROP_COUNT_YELLOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_PORT_ENABLE_0r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80001,
        0,
        1,
        soc_FD_PORT_ENABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_PORT_ENABLE_1r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80002,
        0,
        1,
        soc_FD_PORT_ENABLE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_PORT_ENABLE_2r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80003,
        0,
        1,
        soc_FD_PORT_ENABLE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_PORT_ENABLE_3r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80004,
        0,
        1,
        soc_FD_PORT_ENABLE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_PORT_ENABLE_4r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80005,
        0,
        1,
        soc_FD_PORT_ENABLE_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_SVT_ECC_STATUSr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8001b,
        0,
        1,
        soc_FD_SVT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TMr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80023,
        0,
        4,
        soc_FD_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TOTAL_BUFFER_COUNTr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80013,
        0,
        1,
        soc_FD_TOTAL_BUFFER_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TOTAL_BUFFER_LIMITr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80010,
        0,
        1,
        soc_FD_TOTAL_BUFFER_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TOTAL_BUFFER_LIMIT_REDr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80011,
        0,
        1,
        soc_FD_TOTAL_BUFFER_LIMIT_REDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TOTAL_BUFFER_LIMIT_YELLOWr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80012,
        0,
        1,
        soc_FD_TOTAL_BUFFER_LIMIT_YELLOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_CAPT_0r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80030,
        0,
        1,
        soc_FD_TRACE_IF_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_CAPT_1r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80031,
        0,
        1,
        soc_FD_TRACE_IF_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_CAPT_2r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80032,
        0,
        1,
        soc_FD_TRACE_IF_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_CONTROLr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80024,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_COUNTERr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80025,
        0,
        1,
        soc_EB_TRACE_IF_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_FIELD_MASK0r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80027,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_FIELD_MASK1r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80029,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_FIELD_MASK2r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8002b,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_FIELD_MASK3r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8002d,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_FIELD_VALUE0r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80026,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_FIELD_VALUE1r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80028,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_FIELD_VALUE2r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8002a,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_FIELD_VALUE3r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8002c,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_STATUSr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8002e,
        0,
        1,
        soc_EB_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FD_TRACE_IF_STATUS_MASKr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8002f,
        0,
        1,
        soc_EB_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_FE_CLRTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x204,
        0,
        2,
        soc_FE_CLRTr_fields,
        SOC_RESET_VAL_DEC(0x0000370f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FE_CLRT_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x204,
        0,
        2,
        soc_FE_CLRTr_fields,
        SOC_RESET_VAL_DEC(0x0000370f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_FE_EXCESSIVE_DEFER_LIMITr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x20f,
        0,
        1,
        soc_FE_EXCESSIVE_DEFER_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x000017b7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FE_EXCESSIVE_DEFER_LIMIT_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x20f,
        0,
        1,
        soc_FE_EXCESSIVE_DEFER_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x000017b7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_FE_IPGRr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x203,
        0,
        2,
        soc_FE_IPGRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FE_IPGR_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x203,
        0,
        2,
        soc_FE_IPGRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_FE_IPGTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x202,
        0,
        1,
        soc_FE_IPGTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FE_IPGT_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x202,
        0,
        1,
        soc_FE_IPGTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_FE_MAC1r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x200,
        0,
        11,
        soc_FE_MAC1r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000f51f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_FE_MAC2r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x201,
        0,
        13,
        soc_FE_MAC2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000073ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FE_MAC1_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x200,
        0,
        11,
        soc_FE_MAC1r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000f51f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FE_MAC2_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x201,
        0,
        13,
        soc_FE_MAC2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000073ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_FE_MAXFr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x205,
        0,
        1,
        soc_FE_MAXFr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FE_MAXF_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x205,
        0,
        1,
        soc_FE_MAXFr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_FE_SUPPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x206,
        0,
        3,
        soc_FE_SUPPr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001101, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FE_SUPP_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x206,
        0,
        3,
        soc_FE_SUPPr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001101, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_FE_TESTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x207,
        0,
        3,
        soc_FE_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FE_TEST_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x207,
        0,
        3,
        soc_FE_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_DEBUG0r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80011,
        0,
        13,
        soc_FFM_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_DEBUG1r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80012,
        0,
        13,
        soc_FFM_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_ERRORr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80002,
        0,
        26,
        soc_FFM_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_ERROR_MASKr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80003,
        0,
        26,
        soc_FFM_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS0r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80010,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS1r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8000f,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS2r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8000e,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS3r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8000d,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS4r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8000c,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS5r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8000b,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS6r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8000a,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS7r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80009,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS8r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80008,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS9r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80007,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS10r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80006,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS11r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80005,
        0,
        1,
        soc_FFM_ECC_STATUS11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FFM_ECC_STATUS12r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80004,
        0,
        1,
        soc_FFM_ECC_STATUS12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_CONFIGr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80000,
        0,
        6,
        soc_FF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003e, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_DEF_POINTERSr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80016,
        0,
        3,
        soc_FF_DEF_POINTERSr_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_FC_CTRL_NUMBERr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80017,
        0,
        4,
        soc_FF_FC_CTRL_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_FC_CTRL_POINTERSr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80018,
        0,
        3,
        soc_FF_FC_CTRL_POINTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_FC_UNDERFLOWr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8002a,
        0,
        2,
        soc_FF_FC_UNDERFLOWr_fields,
        SOC_RESET_VAL_DEC(0x000007fe, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_FC_UNDERFLOW_STATUSr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8002b,
        0,
        1,
        soc_EB_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_FC_UNDERFLOW_STATUS_MASKr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8002c,
        0,
        1,
        soc_EB_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_FLUSHr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80001,
        0,
        3,
        soc_FF_FLUSHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_CAPT_0r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80029,
        0,
        1,
        soc_EB_TRACE_IF_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_CONTROLr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80019,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_COUNTERr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8001a,
        0,
        1,
        soc_EB_TRACE_IF_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_FIELD_MASK0r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8001c,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_FIELD_MASK1r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8001e,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_FIELD_MASK2r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80020,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_FIELD_MASK3r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80022,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_FIELD_MASK4r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80024,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_FIELD_MASK5r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80026,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_FIELD_VALUE0r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8001b,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_FIELD_VALUE1r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8001d,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_FIELD_VALUE2r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x8001f,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_FIELD_VALUE3r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80021,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_FIELD_VALUE4r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80023,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_FIELD_VALUE5r */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80025,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_STATUSr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80027,
        0,
        1,
        soc_EB_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FF_TRACE_IF_STATUS_MASKr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80028,
        0,
        1,
        soc_EB_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FIFO_CACHE_DEBUGr */
        soc_block_list[27],
        soc_genreg,
        1,
        0x80014,
        0,
        1,
        soc_AGING_CTR_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FILTERMATCHCOUNT_ECC_STATUSr */
        soc_block_list[98],
        soc_genreg,
        1,
        0x80024,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FIRST_FRAGMENT_DROP_STATE_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x30005b6,
        SOC_REG_FLAG_RO,
        9,
        soc_FIRST_FRAGMENT_DROP_STATE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FIRST_FRAGMENT_DROP_STATE_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x30005b7,
        SOC_REG_FLAG_RO,
        9,
        soc_FIRST_FRAGMENT_DROP_STATE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080011,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
    { /* SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000c00,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000c00,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000400,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000400,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000400,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080611,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108060c,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a000300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4e000300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FLOOD_LEARN_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a001000,
        0,
        8,
        soc_FLOOD_LEARN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_FLOOD_LEARN_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e001700,
        0,
        8,
        soc_FLOOD_LEARN_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FLOOD_LEARN_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e001700,
        0,
        8,
        soc_FLOOD_LEARN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FLOOD_LEARN_KEY_TYPE_PORT_Ar */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a001300,
        0,
        1,
        soc_FLOOD_LEARN_KEY_TYPE_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_FLOOD_LEARN_KEY_TYPE_PORT_A_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e001a00,
        0,
        1,
        soc_FLOOD_LEARN_KEY_TYPE_PORT_A_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FLOOD_LEARN_KEY_TYPE_PORT_A_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e001a00,
        0,
        1,
        soc_FLOOD_LEARN_KEY_TYPE_PORT_A_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FLOOD_LEARN_KEY_TYPE_PORT_Br */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a001400,
        0,
        1,
        soc_FLOOD_LEARN_KEY_TYPE_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_FLOOD_LEARN_KEY_TYPE_PORT_B_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e001b00,
        0,
        1,
        soc_FLOOD_LEARN_KEY_TYPE_PORT_A_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FLOOD_LEARN_KEY_TYPE_PORT_B_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e001b00,
        0,
        1,
        soc_FLOOD_LEARN_KEY_TYPE_PORT_A_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FLOOD_LEARN_MATCH_PORT_Ar */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a001100,
        0,
        5,
        soc_FLOOD_LEARN_MATCH_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_FLOOD_LEARN_MATCH_PORT_A_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e001800,
        0,
        5,
        soc_FLOOD_LEARN_MATCH_PORT_A_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_FLOOD_LEARN_MATCH_PORT_A_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a001100,
        0,
        5,
        soc_FLOOD_LEARN_MATCH_PORT_A_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FLOOD_LEARN_MATCH_PORT_A_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e001800,
        0,
        5,
        soc_FLOOD_LEARN_MATCH_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FLOOD_LEARN_MATCH_PORT_Br */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a001200,
        0,
        5,
        soc_FLOOD_LEARN_MATCH_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_FLOOD_LEARN_MATCH_PORT_B_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e001900,
        0,
        5,
        soc_FLOOD_LEARN_MATCH_PORT_A_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_FLOOD_LEARN_MATCH_PORT_B_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a001200,
        0,
        5,
        soc_FLOOD_LEARN_MATCH_PORT_A_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FLOOD_LEARN_MATCH_PORT_B_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e001900,
        0,
        5,
        soc_FLOOD_LEARN_MATCH_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FLOW_CONTROL_XOFF_STATEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2000138,
        SOC_REG_FLAG_RO,
        1,
        soc_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FLOW_CONTROL_XOFF_STATE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8013800,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_FLOW_CONTROL_XOFF_STATE_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8013800,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FLOW_CONTROL_XOFF_STATE_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2000138,
        SOC_REG_FLAG_RO,
        1,
        soc_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_FLOW_CONTROL_XOFF_STATE_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8013800,
        SOC_REG_FLAG_RO,
        1,
        soc_FLOW_CONTROL_XOFF_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FLUSH_CONTROLr */
        soc_block_list[228],
        soc_portreg,
        1,
        0x2cd,
        0,
        1,
        soc_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x1cd00,
        0,
        1,
        soc_FLUSH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cd00,
        0,
        1,
        soc_FLUSH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cd00,
        0,
        1,
        soc_UNIMAC0_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cd00,
        0,
        1,
        soc_FLUSH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cd,
        0,
        1,
        soc_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM56334_A0r */
        soc_block_list[233],
        soc_portreg,
        1,
        0x2cd,
        0,
        1,
        soc_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x5cd,
        0,
        1,
        soc_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM56634_A0r */
        soc_block_list[230],
        soc_portreg,
        1,
        0x2cd,
        0,
        1,
        soc_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM56685_A0r */
        soc_block_list[232],
        soc_portreg,
        1,
        0x2cd,
        0,
        1,
        soc_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM56820_A0r */
        soc_block_list[229],
        soc_portreg,
        1,
        0x2cd,
        0,
        1,
        soc_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM56840_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5cd,
        0,
        1,
        soc_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5cd,
        0,
        1,
        soc_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM88230_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x2cd,
        0,
        1,
        soc_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cd00,
        0,
        1,
        soc_FLUSH_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cd00,
        0,
        1,
        soc_FLUSH_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cd00,
        0,
        1,
        soc_FLUSH_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cd00,
        0,
        1,
        soc_FLUSH_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cd00,
        0,
        1,
        soc_FLUSH_CONTROL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cd00,
        0,
        1,
        soc_FLUSH_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cd00,
        0,
        1,
        soc_FLUSH_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FLUSH_CONTROL_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5cd,
        0,
        1,
        soc_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_ACCESS_READ_DATAr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xb2,
        SOC_REG_FLAG_RO,
        5,
        soc_FMAC_ASYNC_FIFO_ACCESS_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80ff1f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_ACCESS_TRIGGERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xb1,
        0,
        1,
        soc_FMAC_ASYNC_FIFO_ACCESS_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x045403d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x005401d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x146,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a801d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x045403d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x005401d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x005401d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x045403d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x045403d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x005401d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x005401d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x005401d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x182,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x088001d0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        14,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x002a01d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x045403d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88754_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xb0,
        SOC_REG_FLAG_SIGNAL,
        19,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00b4a550, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x17e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x088001d0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x005401d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_12r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11a,
        0,
        1,
        soc_FMAC_AUTO_DOC_NAME_12r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_36r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x144,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_CMICD_S0_IDM_IDM_IO_STATUS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_37r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x14c,
        0,
        5,
        soc_FMAC_AUTO_DOC_NAME_37r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_38r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x151,
        0,
        3,
        soc_FMAC_AUTO_DOC_NAME_38r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_39r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x152,
        0,
        2,
        soc_FMAC_AUTO_DOC_NAME_39r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_40r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x153,
        0,
        1,
        soc_FMAC_AUTO_DOC_NAME_40r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_41r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x15e,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_AUTO_DOC_NAME_41r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_42r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x160,
        0,
        8,
        soc_FMAC_AUTO_DOC_NAME_42r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_43r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x161,
        0,
        1,
        soc_FMAC_AUTO_DOC_NAME_43r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_85r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_AUTO_DOC_NAME_85r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_12_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11a,
        0,
        1,
        soc_FMAC_AUTO_DOC_NAME_12_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_36_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x148,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_AUTO_DOC_NAME_36r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_37_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x150,
        0,
        5,
        soc_FMAC_AUTO_DOC_NAME_37_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_38_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x155,
        0,
        3,
        soc_FMAC_AUTO_DOC_NAME_38_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_39_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x156,
        0,
        2,
        soc_FMAC_AUTO_DOC_NAME_39_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_40_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x157,
        0,
        1,
        soc_FMAC_AUTO_DOC_NAME_40_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_41_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x162,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_AUTO_DOC_NAME_41_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_42_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x164,
        0,
        8,
        soc_FMAC_AUTO_DOC_NAME_42_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_43_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x165,
        0,
        1,
        soc_FMAC_AUTO_DOC_NAME_43_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_AUTO_DOC_NAME_85_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_AUTO_DOC_NAME_85_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_BEC_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_BEC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0xf1015084, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_BEC_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_BEC_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xf1015084, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_BEC_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_BEC_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xf1015084, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_BEC_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_BEC_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xf1015084, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_BEC_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_BEC_CONFIGURATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xf1015084, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_BEC_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FMAC_BEC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_BEC_STATUS_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FMAC_BEC_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_BEC_STATUS_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FMAC_BEC_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_BEC_STATUS_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FMAC_BEC_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_BEC_STATUS_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_BEC_STATUS_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAPr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_BER_GEN_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x167,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_FMACH_BER_GEN_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_BITMAP_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIODr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_BER_GEN_PERIODr_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11a,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12e,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11a,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11a,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11e,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11e,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11a,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11a,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11a,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x166,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x162,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_BER_GEN_PERIOD_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11a,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_CNTRL_INTRLVD_MODE_REGr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x32,
        0,
        1,
        soc_FMAC_CNTRL_INTRLVD_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_CNTRL_INTRLVD_MODE_REG_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x32,
        0,
        1,
        soc_FMAC_CNTRL_INTRLVD_MODE_REG_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_CNTRL_INTRLVD_MODE_REG_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x32,
        0,
        1,
        soc_FMAC_CNTRL_INTRLVD_MODE_REG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_CNTRL_INTRLVD_MODE_REG_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x32,
        0,
        1,
        soc_FMAC_CNTRL_INTRLVD_MODE_REG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_CNTRL_INTRLVD_MODE_REG_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x22,
        0,
        1,
        soc_FMAC_CNTRL_INTRLVD_MODE_REG_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_CONTROL_CELL_BURST_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x62,
        0,
        3,
        soc_FMAC_CONTROL_CELL_BURST_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_CONTROL_CELL_BURST_REGISTER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x62,
        0,
        3,
        soc_FMAC_CONTROL_CELL_BURST_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_CONTROL_CELL_BURST_REGISTER_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x62,
        0,
        3,
        soc_FMAC_CONTROL_CELL_BURST_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_CONTROL_CELL_BURST_REGISTER_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x62,
        0,
        3,
        soc_FMAC_CONTROL_CELL_BURST_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_CONTROL_CELL_BURST_REGISTER_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x62,
        0,
        3,
        soc_FMAC_CONTROL_CELL_BURST_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_DATA_FIFO_WMKr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_DATA_FIFO_WMKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_DATA_FIFO_WMK_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_DATA_FIFO_WMK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_ADDRr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e1,
        SOC_REG_FLAG_RO,
        2,
        soc_FMAC_ECC_1B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_ADDR_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e1,
        SOC_REG_FLAG_RO,
        2,
        soc_FMAC_ECC_1B_ERR_ADDR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_ADDR_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e1,
        SOC_REG_FLAG_RO,
        2,
        soc_FMAC_ECC_1B_ERR_ADDR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_ADDR_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e1,
        SOC_REG_FLAG_RO,
        2,
        soc_FMAC_ECC_1B_ERR_ADDR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_ADDR_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e1,
        SOC_REG_FLAG_RO,
        2,
        soc_DCH_ECC_1B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNT_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_1B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNT_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_AM_TOP_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNT_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_1B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNT_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_RO,
        2,
        soc_DCH_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNT_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_CNT_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1df,
        0,
        12,
        soc_FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1df,
        0,
        12,
        soc_FMAC_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1df,
        0,
        12,
        soc_FMAC_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1df,
        0,
        12,
        soc_FMAC_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1df,
        0,
        12,
        soc_FMAC_ECC_1B_ERR_MONITOR_MEM_MASK_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_ADDRr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_RO,
        2,
        soc_FMAC_ECC_2B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_ADDR_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_RO,
        2,
        soc_FMAC_ECC_2B_ERR_ADDR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_ADDR_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_RO,
        2,
        soc_FMAC_ECC_2B_ERR_ADDR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_ADDR_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_RO,
        2,
        soc_FMAC_ECC_2B_ERR_ADDR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_ADDR_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_RO,
        2,
        soc_DCH_ECC_2B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNT_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_2B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNT_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_AM_TOP_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNT_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_ECC_2B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNT_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1de,
        SOC_REG_FLAG_RO,
        2,
        soc_DCH_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNT_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_CNT_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e0,
        0,
        12,
        soc_FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e0,
        0,
        12,
        soc_FMAC_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e0,
        0,
        12,
        soc_FMAC_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e0,
        0,
        12,
        soc_FMAC_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e0,
        0,
        12,
        soc_FMAC_ECC_2B_ERR_MONITOR_MEM_MASK_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_INITIATEr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_INITIATE_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_INITIATE_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_AM_TOP_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_INITIATE_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_INITIATE_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_INITIATE_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_INITIATE_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_INITIATE_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_INITIATE_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_INITIATE_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        0,
        17,
        soc_FMAC_ECC_ERR_1B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_INITIATE_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_BRDC_CCH_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_INITIATE_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_INITIATE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_AM_TOP_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        17,
        soc_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_BRDC_CCH_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_INITIATEr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_INITIATE_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_INITIATE_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_AM_TOP_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_INITIATE_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_INITIATE_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_INITIATE_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_INITIATE_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_INITIATE_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_INITIATE_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_INITIATE_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        0,
        17,
        soc_FMAC_ECC_ERR_2B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_INITIATE_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_BRDC_CCH_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_INITIATE_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_INITIATE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_AM_TOP_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        0,
        17,
        soc_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_BRDC_CCH_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_AM_TOP_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_DCH_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_DCH_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_AM_TOP_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CCS_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_MASK_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CCS_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FMAC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_AM_TOP_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CCS_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_ECC_INTERRUPT_REGISTER_TEST_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CCS_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_EDS_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        14,
        soc_FMAC_EDS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0022001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x33ff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_EDS_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        14,
        soc_FMAC_EDS_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0022001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x33ff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_EDS_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        14,
        soc_FMAC_EDS_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0022001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x33ff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_EDS_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        14,
        soc_FMAC_EDS_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0022001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x33ff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_EDS_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        14,
        soc_FMAC_EDS_CONFIGURATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x0022001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x33ff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_EDS_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xd0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_FMAC_EDS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_EDS_STATUS_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xd0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_FMAC_EDS_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_EDS_STATUS_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xd0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_FMAC_EDS_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_EDS_STATUS_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xd0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_FMAC_EDS_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_EDS_STATUS_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xd0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_FMAC_EDS_STATUS_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FMAC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1e4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_ERROR_INITIATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1e4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_ERROR_INITIATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1e4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_ERROR_INITIATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1e4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_ERROR_INITIATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1e4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_ERROR_INITIATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATAr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FMAC_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATA_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FMAC_ERROR_INITIATION_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATA_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_AM_TOP_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATA_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FMAC_ERROR_INITIATION_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATA_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FMAC_ERROR_INITIATION_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATA_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FMAC_ERROR_INITIATION_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATA_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FMAC_ERROR_INITIATION_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATA_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FMAC_ERROR_INITIATION_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATA_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FMAC_ERROR_INITIATION_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATA_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FMAC_ERROR_INITIATION_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATA_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e3,
        SOC_REG_FLAG_RO,
        1,
        soc_CCS_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATA_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CCS_ERROR_INITIATION_DATA_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_ERROR_INITIATION_DATA_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CCS_ERROR_INITIATION_DATA_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FABRIC_SYSTEM_CONFIG_0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x65,
        0,
        2,
        soc_FMAC_FABRIC_SYSTEM_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FABRIC_SYSTEM_CONFIG_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x66,
        0,
        1,
        soc_FMAC_FABRIC_SYSTEM_CONFIG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FABRIC_SYSTEM_CONFIG_0_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x65,
        0,
        2,
        soc_FMAC_FABRIC_SYSTEM_CONFIG_0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FABRIC_SYSTEM_CONFIG_0_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x65,
        0,
        2,
        soc_FMAC_FABRIC_SYSTEM_CONFIG_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FABRIC_SYSTEM_CONFIG_0_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x65,
        0,
        2,
        soc_FMAC_FABRIC_SYSTEM_CONFIG_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FABRIC_SYSTEM_CONFIG_1_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x66,
        0,
        1,
        soc_FMAC_FABRIC_SYSTEM_CONFIG_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FABRIC_SYSTEM_CONFIG_1_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x66,
        0,
        1,
        soc_FMAC_FABRIC_SYSTEM_CONFIG_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FABRIC_SYSTEM_CONFIG_1_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x66,
        0,
        1,
        soc_FMAC_FABRIC_SYSTEM_CONFIG_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FAP_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc1,
        0,
        2,
        soc_FMAC_FAP_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FAP_GLOBAL_GENERAL_CFG_1_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc3,
        0,
        2,
        soc_FMAC_FAP_GLOBAL_GENERAL_CFG_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FAP_GLOBAL_GENERAL_CFG_1_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc3,
        0,
        2,
        soc_ECI_FAP_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_Ar */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_FMAC_FBIST_CONFIGURATION_Ar_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e4,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e0,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_A_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_Br */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_FBIST_CONFIGURATION_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e5,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e1,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FBIST_CONFIGURATION_B_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUSr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_FBIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_FBIST_STATUS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_FMAC_FBIST_STATUS_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_FBIST_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_FBIST_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_FBIST_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_FBIST_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_FBIST_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_FBIST_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_FBIST_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_FBIST_STATUS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_FBIST_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_FBIST_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e6,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_FBIST_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_FBIST_STATUS_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_FMAC_AC_FBIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FBIST_STATUS_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_FMAC_AC_FBIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FE_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xf1,
        0,
        4,
        soc_FMAC_FE_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FE_GLOBAL_GENERAL_CFG_1_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xf4,
        0,
        4,
        soc_FMAC_FE_GLOBAL_GENERAL_CFG_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FE_GLOBAL_GENERAL_CFG_1_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xf4,
        0,
        4,
        soc_BRDC_LCM_FE_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x211,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x212,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x213,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x214,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x215,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x217,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x218,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x211,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x211,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x211,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x211,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x211,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x211,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x211,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x211,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x211,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x212,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x212,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x212,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x212,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x212,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x212,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x212,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x212,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x212,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x213,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x213,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x213,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x213,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x213,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x213,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x213,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x213,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x213,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x214,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x214,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x214,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x214,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x214,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x214,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x214,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x214,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x214,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x215,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x215,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x215,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x215,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x215,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x215,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x215,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x215,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x215,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x110,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x110,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x217,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x217,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x217,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x217,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x217,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x217,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x217,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x217,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x113,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x113,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x217,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x218,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x218,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x218,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x218,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x218,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x218,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x218,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x218,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x116,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x116,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x218,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x221,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x221,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x221,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x221,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x221,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x221,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x221,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x221,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x221,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x221,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x222,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x222,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x222,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x222,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x222,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x222,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x222,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x222,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x222,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x222,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x223,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x223,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x223,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x223,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x223,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x223,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x223,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x223,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x223,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x223,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x224,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x224,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x224,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x224,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x224,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x224,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x224,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x224,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x224,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10b,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10b,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x224,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x225,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x225,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x225,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x225,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x225,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x225,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x225,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x225,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x225,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10e,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10e,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x225,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x226,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x226,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x226,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x226,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x226,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x226,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x226,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x226,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x226,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x111,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x111,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x226,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x227,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x227,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x227,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x227,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x227,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x227,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x227,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x227,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x227,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x114,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x114,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x227,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x228,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x228,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x228,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x228,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x228,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x228,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x228,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x228,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x228,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x117,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x117,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x228,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FMAL_COMMA_BURST_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_COMMA_BURST_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FMAL_COMMA_BURST_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_COMMA_BURST_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FMAL_COMMA_BURST_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_COMMA_BURST_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FMAL_COMMA_BURST_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_COMMA_BURST_CONFIGURATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FMAL_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x132,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000024a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x16a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000224c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        12,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x166,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000224c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAL_RCI_GCI_WMKr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FMAC_FMAL_RCI_GCI_WMKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAL_RCI_GCI_WMK_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_FMAL_RCI_GCI_WMKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAL_RX_GENERAL_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x125,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x125,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x125,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x125,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x125,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x125,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x176,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x172,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x125,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROLr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x110,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x124,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x110,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x110,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x114,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x114,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x110,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x110,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x110,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x158,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x154,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x110,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x159,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x155,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_GTIMER_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x128,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x15c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x158,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x113,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x127,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x113,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x113,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x117,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x117,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x113,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x113,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x113,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x15b,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x157,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x113,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x129,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x129,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x129,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x131,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x131,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x129,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x129,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x129,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x17a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x176,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x129,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x62,
        0,
        3,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x142,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x62,
        0,
        3,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x135,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x135,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x62,
        0,
        3,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x62,
        0,
        3,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x17e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x17a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_DC_AUTO_ADJUSTr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_TX_DC_AUTO_ADJUSTr_fields,
        SOC_RESET_VAL_DEC(0x000fa054, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_DC_AUTO_ADJUST_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x140,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_TX_DC_AUTO_ADJUST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x003e8094, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_GENERAL_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x04060008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x04060008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x136,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x01060008, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x04060008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x04060008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x125,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x08060008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x125,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x08060008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x04060008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x04060008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x16e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        12,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00450008, 0x00000080)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x16a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        12,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00250008, 0x00000040)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00001fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x04060008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_SIMPLE_UNPACKING_CNTr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x15a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_FMAL_TX_SIMPLE_UNPACKING_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FMAL_TX_SIMPLE_UNPACKING_CNT_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x15e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_FMAL_TX_SIMPLE_UNPACKING_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BERr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xf0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_FPS_CONFIGURATION_BERr_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x152,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xf0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xf0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xf0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xf0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x18a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_BER_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNCr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNCr_fields,
        SOC_RESET_VAL_DEC(0x0001c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x141,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x156,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x141,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x141,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x141,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x141,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0001c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x141,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x141,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x141,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x192,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x141,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x15a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x196,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x192,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_FPS_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x162,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_FPS_RX_STATUS_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_FPS_RX_STATUS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FPS_RX_STATUS_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_AC_FPS_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FMAC_FPS_TX_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x149,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x15e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x149,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x149,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x149,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x149,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x149,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x149,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x149,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x196,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_FPS_TX_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x149,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x60,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
        SOC_RESET_MASK_DEC(0x07f80f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000040f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        0,
        13,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x000030f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x60,
        0,
        16,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fbff0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000040f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000040f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000060f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000060f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x60,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
        SOC_RESET_MASK_DEC(0x07f80f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x60,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
        SOC_RESET_MASK_DEC(0x07f80f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x000040f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000040f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000040f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_64_BITS,
        22,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x1899b0f3, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000787)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x60,
        0,
        13,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
        SOC_RESET_MASK_DEC(0x07780f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88754_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x60,
        0,
        12,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
        SOC_RESET_MASK_DEC(0x06780f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_64_BITS,
        23,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x1899b0f3, 0x00000038)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000060f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FMAC_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_CFG_1_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FMAC_GLOBAL_GENERAL_CFG_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_CFG_1_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FMAC_GLOBAL_GENERAL_CFG_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_CFG_1_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FMAC_GLOBAL_GENERAL_CFG_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_CFG_1_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FMAC_GLOBAL_GENERAL_CFG_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_CFG_1_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FMAC_GLOBAL_GENERAL_CFG_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_CFG_1_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FMAC_GLOBAL_GENERAL_CFG_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_CFG_1_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_FMAC_GLOBAL_GENERAL_CFG_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_CFG_1_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_DCH_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_FE_CFG_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_FMAC_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_FE_CFG_1_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_FMAC_GLOBAL_GENERAL_FE_CFG_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_FE_CFG_1_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_FMAC_GLOBAL_GENERAL_FE_CFG_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_FE_CFG_1_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_FMAC_GLOBAL_GENERAL_FE_CFG_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_FE_CFG_1_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_FMAC_GLOBAL_GENERAL_FE_CFG_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_FE_CFG_1_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_FMAC_GLOBAL_GENERAL_FE_CFG_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_GENERAL_FE_CFG_1_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_DCH_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_MEM_OPTIONSr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FMAC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_MEM_OPTIONS_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FMAC_GLOBAL_MEM_OPTIONS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_MEM_OPTIONS_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_AM_TOP_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FMAC_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FMAC_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_MEM_OPTIONS_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_FMAC_GLOBAL_MEM_OPTIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_FMAC_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FMAC_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FMAC_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_MEM_OPTIONS_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FMAC_GLOBAL_MEM_OPTIONS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_MEM_OPTIONS_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_BRDC_QRH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_MEM_OPTIONS_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc0,
        0,
        3,
        soc_DCH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e1,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1de,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_Ar */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_Br */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_GRACEFULL_POWER_ON_OFFr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_GRACEFULL_POWER_ON_OFF_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFF_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_GRACEFULL_POWER_ON_OFF_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFF_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_GRACEFULL_POWER_ON_OFF_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_GRACEFULL_POWER_ON_OFF_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_GRACEFULL_POWER_ON_OFF_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_GRACEFULL_POWER_ON_OFF_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_GRACEFULL_POWER_ON_OFF_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_GRACEFULL_POWER_ON_OFF_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_GRACEFULL_POWER_ON_OFF_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x125,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFF_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_GRACEFULL_POWER_ON_OFF_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x125,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFF_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_GRACEFULL_POWER_ON_OFF_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFF_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x56,
        0,
        3,
        soc_FMAC_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FMAC_GTIMER_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        0,
        4,
        soc_AM_TOP_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x56,
        0,
        3,
        soc_FMAC_GTIMER_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FMAC_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FMAC_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_GTIMER_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x56,
        0,
        3,
        soc_FMAC_GTIMER_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x56,
        0,
        3,
        soc_FMAC_GTIMER_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FMAC_GTIMER_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FMAC_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FMAC_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_FMAC_GTIMER_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x56,
        0,
        3,
        soc_CCS_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_BRDC_CCH_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CCS_GTIMER_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CYCLEr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_BRDC_CCH_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_CYCLE_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_FMAC_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_TRIGGERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x57,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_TRIGGER_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_GTIMER_TRIGGER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_TRIGGER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x57,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GTIMER_TRIGGER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_GTIMER_TRIGGER_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x57,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GTIMER_TRIGGER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_TRIGGER_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x57,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_GTIMER_TRIGGER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_TRIGGER_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_GTIMER_TRIGGER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_TRIGGER_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x57,
        0,
        1,
        soc_CCS_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_GTIMER_TRIGGER_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_CCS_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_INDIRECT_COMMANDr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FMAC_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FMAC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FMAC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FMAC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_3r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x13,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_4r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x14,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_5r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x15,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_6r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x16,
        0,
        1,
        soc_FMAC_INTERRUPT_MASK_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_7r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        1,
        soc_FMAC_INTERRUPT_MASK_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_8r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        3,
        soc_FMAC_INTERRUPT_MASK_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_9r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x19,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_1_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_2_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x13,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x13,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x13,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_3_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x13,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x14,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x14,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x14,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_4_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x14,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x15,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x15,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x15,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x15,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_5_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x16,
        0,
        1,
        soc_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x16,
        0,
        1,
        soc_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x16,
        0,
        1,
        soc_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x16,
        0,
        1,
        soc_FMAC_INTERRUPT_MASK_REGISTER_6_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        1,
        soc_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        1,
        soc_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        1,
        soc_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        0,
        1,
        soc_FMAC_INTERRUPT_MASK_REGISTER_7_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        3,
        soc_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        3,
        soc_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        3,
        soc_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        3,
        soc_FMAC_INTERRUPT_MASK_REGISTER_8_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_9_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x19,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_9_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_9_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x19,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_9_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_9_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x19,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_9_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_9_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x19,
        0,
        2,
        soc_FMAC_INTERRUPT_MASK_REGISTER_9_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS,
        22,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_MASK_REGISTER_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FMAC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_3r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_4r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_5r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_6r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FMAC_INTERRUPT_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_7r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FMAC_INTERRUPT_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_8r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x8,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_INTERRUPT_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_9r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_1_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_1_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_1_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_1_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_1_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_1_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_1_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_1_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_2_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_2_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_2_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_2_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_2_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_2_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_2_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_2_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_3_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_3_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_3_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_3_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_3_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_3_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_3_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_3_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_4_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_4_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_4_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_4_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_4_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_4_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_4_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_4_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_4_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_4_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_4_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_5_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_5_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_5_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_5_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_5_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_5_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_5_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_5_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_5_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_5_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_5_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_6_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FMAC_INTERRUPT_REGISTER_6_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_6_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FMAC_INTERRUPT_REGISTER_6_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_6_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FMAC_INTERRUPT_REGISTER_6_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_6_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FMAC_INTERRUPT_REGISTER_6_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_6_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_6_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_6_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_7_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FMAC_INTERRUPT_REGISTER_7_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_7_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FMAC_INTERRUPT_REGISTER_7_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_7_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FMAC_INTERRUPT_REGISTER_7_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_7_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_FMAC_INTERRUPT_REGISTER_7_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_7_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x21,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_7_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x21,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x21,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x21,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_7_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_8_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x8,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_INTERRUPT_REGISTER_8_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_8_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x8,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_INTERRUPT_REGISTER_8_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_8_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x8,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_INTERRUPT_REGISTER_8_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_8_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x8,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_INTERRUPT_REGISTER_8_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_8_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x22,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_8_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x22,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x22,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x22,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_8_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_9_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_9_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_9_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_9_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_9_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_9_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_9_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_INTERRUPT_REGISTER_9_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_9_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x23,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_9_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_9_TEST_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x23,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_9_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_9_TEST_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x23,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_9_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_9_TEST_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x23,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_9_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FMAC_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        14,
        soc_FMAC_INTERRUPT_REGISTER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FMAC_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FMAC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FMAC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FMAC_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_FMAC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FMAC_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FMAC_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FMAC_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FMAC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FMAC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        22,
        soc_FMAC_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        9,
        soc_FMAC_INTERRUPT_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        22,
        soc_FMAC_INTERRUPT_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        9,
        soc_BRDC_FMAC_AC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TEST_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_CCS_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_INTERRUPT_REGISTER_TEST_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_CCS_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FMAC_KPCS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x001f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x16e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FMAC_KPCS_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x001f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FMAC_KPCS_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x001f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FMAC_KPCS_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x001f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1aa,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_KPCS_CONFIGURATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x001f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_KPCS_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x172,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_KPCS_RX_STATUS_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1ae,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1aa,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_AC_KPCS_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_KPCS_RX_STATUS_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_AC_KPCS_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x000007f2, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x17a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007f2, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000007f2, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007f2, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007f2, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x17e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_KPCS_TEST_RX_STATUS_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1ba,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_AC_KPCS_TEST_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_AC_KPCS_TEST_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00401fc2, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x176,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00401fc2, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00401fc2, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00401fc2, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00401fc2, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1ae,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKETr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x70,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_LEAKY_BUCKET_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x70,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x70,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x70,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x12c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x70,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x12c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_AC_LEAKY_BUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_AC_LEAKY_BUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x61,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x61,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x61,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x61,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000a4200, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x61,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x000a4200, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_LFEC_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xe0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FMAC_LFEC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_LFEC_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xe0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FMAC_LFEC_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_LFEC_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_LFEC_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_LFEC_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_LFEC_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_LFEC_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xe0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FMAC_LFEC_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_LFEC_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xe0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_FMAC_LFEC_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_LFEC_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0xe0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_LFEC_CONFIGURATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x64,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x64,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x64,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x64,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x127,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x64,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x127,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x31,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x31,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x31,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x31,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x119,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x21,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x119,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x65,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x66,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x65,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x65,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x65,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x128,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x128,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_0_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_FMAC_LINK_TOPO_MODE_REG_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x66,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x66,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x66,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x129,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x129,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_LINK_TOPO_MODE_REG_2_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_FMAC_LINK_TOPO_MODE_REG_2_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x30,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x30,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x30,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x30,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x118,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x20,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x118,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_MACT_PM_CREDIT_FILTERr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_MACT_PM_CREDIT_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_MACT_PM_CREDIT_FILTER_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_MACT_PM_CREDIT_FILTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_PARITY_ERR_CNTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_PARITY_ERR_CNT_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_PARITY_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_PARITY_ERR_CNT_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_BLH_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_PARITY_ERR_CNT_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_PARITY_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_PARITY_ERR_CNT_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_PARITY_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_PARITY_ERR_CNT_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_PARITY_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_PARITY_ERR_CNT_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_PARITY_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_PARITY_ERR_CNT_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_PARITY_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_PARITY_ERR_CNT_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_PARITY_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_PARITY_ERR_CNT_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_PARITY_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_PARITY_ERR_CNT_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_PARITY_ERR_CNT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_PARITY_ERR_CNT_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FMAC_PARITY_ERR_CNT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_INITIATEr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FMAC_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_INITIATE_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FMAC_PAR_ERR_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_INITIATE_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_BLH_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_INITIATE_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FMAC_PAR_ERR_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_INITIATE_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FMAC_PAR_ERR_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_INITIATE_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FMAC_PAR_ERR_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_INITIATE_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FMAC_PAR_ERR_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_INITIATE_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FMAC_PAR_ERR_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_INITIATE_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FMAC_PAR_ERR_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_INITIATE_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FMAC_PAR_ERR_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_INITIATE_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FMAC_PAR_ERR_INITIATE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_INITIATE_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FMAC_PAR_ERR_INITIATE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_MEM_MASKr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FMAC_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_MEM_MASK_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FMAC_PAR_ERR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_MEM_MASK_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_BLH_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_MEM_MASK_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FMAC_PAR_ERR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_MEM_MASK_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FMAC_PAR_ERR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_MEM_MASK_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FMAC_PAR_ERR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_MEM_MASK_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FMAC_PAR_ERR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_MEM_MASK_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FMAC_PAR_ERR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_MEM_MASK_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FMAC_PAR_ERR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_MEM_MASK_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FMAC_PAR_ERR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_MEM_MASK_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FMAC_PAR_ERR_MEM_MASK_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_PAR_ERR_MEM_MASK_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FMAC_PAR_ERR_MEM_MASK_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_PCMI_5r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xbf,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_PCMI_5_Sr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc0,
        SOC_REG_FLAG_RO,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_PCMI_5_Tr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc1,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x63,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x63,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x63,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x63,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x126,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x63,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x126,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_RECEIVE_RESET_REGISTER_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_0050r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x50,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0050r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_0051r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x51,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0051r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_0052r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x52,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0052r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_0053r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x53,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0053r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_0054r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x54,
        0,
        2,
        soc_FMAC_REG_0054r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_0058r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x58,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0058r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_0065r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x65,
        0,
        2,
        soc_FMAC_REG_0065r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_0066r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x66,
        0,
        1,
        soc_FMAC_REG_0102_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_0068r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x68,
        0,
        2,
        soc_FMAC_REG_0068r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_0096r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0096r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_0098r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_FMAC_REG_0098r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_0099r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x99,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0099r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_REG_0102r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FMAC_REG_0102r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_REG_0114r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x114,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_REG_0114r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_REG_0116r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_0116r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_REG_0118r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x118,
        0,
        8,
        soc_FMAC_REG_0118r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_REG_0119r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x119,
        0,
        1,
        soc_FMAC_REG_0119r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_REG_0121r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x121,
        0,
        3,
        soc_FMAC_REG_0121r_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_REG_0122r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x122,
        0,
        2,
        soc_FMAC_REG_0122r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_REG_0123r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x123,
        0,
        1,
        soc_FMAC_REG_0123r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_REG_0139r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_REG_0139r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_0140r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x140,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_REG_0140r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_REG_0151r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0151r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_REG_0166r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x166,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0166r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_0050_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x50,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0050_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_0050_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x50,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0050_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_0050_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x50,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0050_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_0050_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x50,
        0,
        1,
        soc_ECI_REG_0050r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_0051_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x51,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0051_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_0051_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x51,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0051_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_0051_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x51,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0051_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_0051_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x51,
        0,
        1,
        soc_ECI_REG_0051r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_0052_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x52,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0052_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_0052_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x52,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0052_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_0052_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x52,
        0,
        1,
        soc_ECI_REG_0052r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_0053_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x53,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0053_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_0053_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x53,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0053_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_0053_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x53,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0053_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_0054_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x54,
        0,
        2,
        soc_FMAC_REG_0054_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_0054_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x54,
        0,
        2,
        soc_FMAC_REG_0054_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_0054_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x54,
        0,
        2,
        soc_FMAC_REG_0054_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_0054_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x54,
        0,
        2,
        soc_DRCA_REG_0085_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_0058_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x58,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0058_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_0058_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x58,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0058_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_0058_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x58,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0058_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_005Ar */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5a,
        0,
        1,
        soc_FMAC_REG_005Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_005A_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5a,
        0,
        1,
        soc_FMAC_REG_005A_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_005A_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5a,
        0,
        1,
        soc_FMAC_REG_005A_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_005A_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5a,
        0,
        1,
        soc_FMAC_REG_005A_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_005A_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5a,
        0,
        6,
        soc_FMAC_REG_005A_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000074b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_FMAC_REG_005A_BCM88750_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5a,
        0,
        6,
        soc_FMAC_REG_005A_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000074b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_005Br */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5b,
        0,
        3,
        soc_FMAC_REG_005Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_005B_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5b,
        0,
        3,
        soc_FMAC_REG_005B_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_005B_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5b,
        0,
        3,
        soc_FMAC_REG_005B_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_005B_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5b,
        0,
        3,
        soc_FMAC_REG_005B_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_005B_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5b,
        0,
        1,
        soc_BRDC_FMACH_REG_005Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_005Cr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5c,
        0,
        2,
        soc_FMAC_REG_005Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_005C_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5c,
        0,
        2,
        soc_FMAC_REG_005C_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_005C_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5c,
        0,
        2,
        soc_FMAC_REG_005C_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_005C_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5c,
        0,
        2,
        soc_FMAC_REG_005C_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_0068_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x68,
        0,
        2,
        soc_FMAC_REG_0068_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_0068_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x68,
        0,
        2,
        soc_FMAC_REG_0068_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_0068_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x68,
        0,
        2,
        soc_FMAC_REG_0068_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_0096_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0096_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_0096_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0096_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_0096_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0096_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_0096_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_0096_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_0098_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_FMAC_REG_0098_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_0098_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_FMAC_REG_0098_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_0098_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_FMAC_REG_0098_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_0098_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        0,
        8,
        soc_FMAC_REG_0098_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_0099_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x99,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0099_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_0099_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x99,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0099_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_0099_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x99,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_0099_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_0099_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x99,
        0,
        1,
        soc_BRDC_FMACH_REG_0099r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_REG_0102_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FMAC_REG_0102_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_REG_0102_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FMAC_REG_0102_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_REG_0102_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FMAC_REG_0102_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_REG_0102_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FMAC_REG_0102_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_REG_0102_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FMAC_REG_0102_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_REG_0102_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FMAC_REG_0102_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_REG_0102_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FMAC_REG_0102_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_REG_0102_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FMAC_REG_0102_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_REG_0102_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_CLP_REG_2022300r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_REG_0116_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_0116_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_REG_0116_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_0116_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_REG_0116_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_0116_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_REG_0116_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_0116_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_REG_0116_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_0116_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_REG_0116_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_0116_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_REG_0118_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x118,
        0,
        8,
        soc_FMAC_REG_0118_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_REG_0118_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x118,
        0,
        8,
        soc_FMAC_REG_0118_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_REG_0118_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x118,
        0,
        8,
        soc_FMAC_REG_0118_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_REG_0118_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x118,
        0,
        8,
        soc_FMAC_REG_0118_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_REG_0118_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x118,
        0,
        8,
        soc_FMAC_REG_0118_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_REG_0118_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x118,
        0,
        8,
        soc_FMAC_REG_0118_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_REG_0119_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x119,
        0,
        1,
        soc_FMAC_REG_0119_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_REG_0119_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x119,
        0,
        1,
        soc_FMAC_REG_0119_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_REG_0119_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x119,
        0,
        1,
        soc_FMAC_REG_0119_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_REG_0119_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x119,
        0,
        1,
        soc_FMAC_REG_0119_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_REG_0119_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x119,
        0,
        1,
        soc_FMAC_REG_0119_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_REG_0119_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x119,
        0,
        1,
        soc_FMAC_REG_0119_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_REG_011Ar */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_011Ar_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_REG_011A_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_011A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_REG_011Cr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11c,
        0,
        5,
        soc_FMAC_REG_011Cr_fields,
        SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_REG_011C_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11c,
        0,
        8,
        soc_FMAC_REG_011C_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_REG_011C_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11c,
        0,
        8,
        soc_FMAC_REG_011C_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_REG_011Dr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11d,
        0,
        1,
        soc_FMAC_REG_011Dr_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_REG_011D_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11d,
        0,
        1,
        soc_FMAC_REG_011D_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_REG_012Ar */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_012Ar_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_REG_012Cr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12c,
        0,
        8,
        soc_FMAC_REG_012Cr_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_REG_012Dr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12d,
        0,
        1,
        soc_FMAC_REG_012Dr_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_REG_0139_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_REG_0139_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_REG_0139_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_REG_0139_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_REG_0139_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_REG_0139_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_REG_0139_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_REG_0139_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_REG_0139_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_REG_0139_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_REG_0139_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_REG_0139_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_0140_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x140,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_REG_0140_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_0140_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x140,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_REG_0140_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_0140_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x140,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_REG_0140_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_0140_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x140,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0140_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_REG_0151_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0151_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_REG_0151_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0151_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_REG_0151_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0151_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_REG_0151_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0151_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_REG_0151_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0151_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_REG_0151_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0151_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_REG_0151_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0151_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_REG_0151_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0151_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_01A8r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_01A8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_01A8_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_01A8_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_01A8_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_01A8_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_01A8_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_REG_01A8_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_01A8_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_DCH_REG_00F5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_01ACr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1ac,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_REG_01ACr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_01AC_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1ac,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_REG_01AC_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_01AC_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1ac,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_REG_01AC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_01AC_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1ac,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FMAC_REG_01AC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_01AC_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1ac,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FMAC_REG_01AC_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_01E9r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e9,
        SOC_REG_FLAG_RO,
        3,
        soc_FMAC_REG_01E9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_01EAr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1ea,
        0,
        1,
        soc_DRCA_REG_00B2_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_01EBr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1eb,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_REG_01EBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_01ECr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1ec,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_REG_01ECr_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_01EDr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1ed,
        SOC_REG_FLAG_RO,
        3,
        soc_FMAC_REG_01E9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_01EEr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1ee,
        0,
        1,
        soc_DRCA_REG_00B2_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_01EFr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1ef,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_REG_01EBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_REG_01FAr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1fa,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_REG_01FAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_REG_01FA_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1fa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_REG_01FA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_REG_01FA_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1fa,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_REG_01FA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_REG_01FA_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1fa,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_REG_01FA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_01FA_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1fa,
        0,
        6,
        soc_CCS_REG_01FAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_REG_1E8r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e8,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_REG_01ECr_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MIRROR_ADDRr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FMAC_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MIRROR_ADDR_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FMAC_RESERVED_MIRROR_ADDR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MIRROR_ADDR_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_DRCA_REG_0085_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MIRROR_ADDR_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FMAC_RESERVED_MIRROR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_MIRROR_ADDR_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FMAC_RESERVED_MIRROR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MIRROR_ADDR_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FMAC_RESERVED_MIRROR_ADDR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FMAC_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_MIRROR_ADDR_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FMAC_RESERVED_MIRROR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MIRROR_ADDR_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FMAC_RESERVED_MIRROR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MIRROR_ADDR_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FMAC_RESERVED_MIRROR_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MIRROR_ADDR_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CCS_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MIRROR_ADDR_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CCS_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCDr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FMAC_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCD_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FMAC_RESERVED_MTCD_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCD_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_AM_TOP_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FMAC_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FMAC_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCD_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FMAC_RESERVED_MTCD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FMAC_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FMAC_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FMAC_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCD_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FMAC_RESERVED_MTCD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCD_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_BRDC_CCH_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCPr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FMAC_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCP_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FMAC_RESERVED_MTCP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCP_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_AM_TOP_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FMAC_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FMAC_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCP_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FMAC_RESERVED_MTCP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FMAC_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FMAC_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FMAC_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCP_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FMAC_RESERVED_MTCP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCP_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_BRDC_CCH_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_MTCP_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        18,
        soc_CCS_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_3r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_0_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_0_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_AM_TOP_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_0_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_0_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_0_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_0_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_0_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_0_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_0_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CCS_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_0_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CCS_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_1_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_1_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_AM_TOP_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_1_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_1_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_1_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_1_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_1_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_1_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_1_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CCS_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_1_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CCS_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_2_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_2_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_AM_TOP_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_2_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_2_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_2_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_2_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_2_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_2_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_2_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CCS_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_2_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CCS_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_3_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_3_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_AM_TOP_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_3_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_3_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FMAC_RESERVED_SPARE_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_3_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CCS_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_RESERVED_SPARE_3_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CCS_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RETIMERr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        13,
        soc_FMAC_RETIMERr_fields,
        SOC_RESET_VAL_DEC(0x01600052, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RETIMER_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x134,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        27,
        soc_FMAC_RETIMER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RETIMER_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x134,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        22,
        soc_FMAC_RETIMER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400002, 0x00010100)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_RSF_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        20,
        soc_FMAC_RSF_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x42000101, 0x00014ef0)
        SOC_RESET_MASK_DEC(0xffffff1f, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_RSF_CONFIGURATION_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        20,
        soc_FMAC_RSF_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x42000101, 0x00014ef0)
        SOC_RESET_MASK_DEC(0xffffff1f, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RSF_CONFIGURATION_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x182,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        25,
        soc_FMAC_RSF_CONFIGURATION_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_RSF_CONFIGURATION_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        20,
        soc_FMAC_RSF_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x42000101, 0x00014ef0)
        SOC_RESET_MASK_DEC(0xffffff1f, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_RSF_CONFIGURATION_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        20,
        soc_FMAC_RSF_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x42000101, 0x00014ef0)
        SOC_RESET_MASK_DEC(0xffffff1f, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_RSF_CONFIGURATION_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        20,
        soc_FMAC_RSF_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x42000101, 0x00014ef0)
        SOC_RESET_MASK_DEC(0xffffff1f, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_RSF_CONFIGURATION_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        20,
        soc_FMAC_RSF_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x42000101, 0x00014ef0)
        SOC_RESET_MASK_DEC(0xffffff1f, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_RSF_CONFIGURATION_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        20,
        soc_FMAC_RSF_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x42000101, 0x00014ef0)
        SOC_RESET_MASK_DEC(0xffffff1f, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_RSF_CONFIGURATION_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        20,
        soc_FMAC_RSF_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x42000101, 0x00014ef0)
        SOC_RESET_MASK_DEC(0xffffff1f, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RSF_CONFIGURATION_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1be,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        25,
        soc_FMAC_RSF_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RSF_CONFIGURATION_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        25,
        soc_FMAC_RSF_CONFIGURATION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_RSF_CONFIGURATION_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        20,
        soc_FMAC_RSF_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x42000101, 0x00014ef0)
        SOC_RESET_MASK_DEC(0xffffff1f, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_RSF_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_RSF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_RSF_STATUS_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_RSF_STATUS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RSF_STATUS_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x192,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_RSF_STATUS_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_RSF_STATUS_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_RSF_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_RSF_STATUS_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_RSF_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_RSF_STATUS_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_RSF_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_RSF_STATUS_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_RSF_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_RSF_STATUS_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_RSF_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_RSF_STATUS_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_RSF_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RSF_STATUS_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1ce,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_RSF_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RSF_STATUS_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_RSF_STATUS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_RSF_STATUS_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_AC_RSF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RX_LANE_SWAP_0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e7,
        0,
        1,
        soc_FMAC_RX_LANE_SWAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RX_LANE_SWAP_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e8,
        0,
        1,
        soc_FMAC_RX_LANE_SWAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RX_LANE_SWAP_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e9,
        0,
        1,
        soc_FMAC_RX_LANE_SWAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RX_LANE_SWAP_3r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1ea,
        0,
        1,
        soc_FMAC_RX_LANE_SWAP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RX_RRR_CRL_OVF_DROP_CNTr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_RX_RRR_CRL_OVF_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RX_RRR_CRL_OVF_DROP_CNT_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_RX_RRR_CRL_OVF_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RX_RRR_CRL_OVF_DROP_CNT_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_RX_RRR_CRL_OVF_DROP_CNT_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_RX_RRR_DATA_LINKDOWN_DROP_CNTr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x118,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_RX_RRR_DATA_LINKDOWN_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_RX_RRR_DATA_LINKDOWN_DROP_CNT_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x14c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_RX_RRR_DATA_LINKDOWN_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_RX_RRR_DATA_LINKDOWN_DROP_CNT_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x148,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_RX_RRR_DATA_LINKDOWN_DROP_CNT_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_IDr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x55,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000003d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x55,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x55,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x55,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x55,
        0,
        1,
        soc_BRDC_FMACH_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_DCMC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_SBUS_BROADCAST_ID_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FMAC_SBUS_BROADCAST_ID_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAINr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_FMAC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAIN_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FMAC_SBUS_LAST_IN_CHAIN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAIN_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_ECI_SBUS_LAST_IN_CHAIN_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAIN_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FMAC_SBUS_LAST_IN_CHAIN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAIN_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FMAC_SBUS_LAST_IN_CHAIN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAIN_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FMAC_SBUS_LAST_IN_CHAIN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FMAC_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAIN_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_FMAC_SBUS_LAST_IN_CHAIN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAIN_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FMAC_SBUS_LAST_IN_CHAIN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAIN_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FMAC_SBUS_LAST_IN_CHAIN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAIN_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x58,
        0,
        1,
        soc_ECI_SBUS_LAST_IN_CHAIN_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAIN_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CCS_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_SBUS_LAST_IN_CHAIN_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CCS_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_SPARE_REGISTER_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x52,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_FMAC_SPARE_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_SPARE_REGISTER_3r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x53,
        0,
        2,
        soc_CCS_SPARE_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_TEST_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FMAC_TEST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_TEST_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FMAC_TEST_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_TEST_CONFIGURATION_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FMAC_TEST_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_TEST_CONFIGURATION_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_FMAC_TEST_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_TEST_CONFIGURATION_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_TEST_CONFIGURATION_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_TEST_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FMAC_TEST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_TEST_STATUS_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FMAC_TEST_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_TEST_STATUS_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FMAC_TEST_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_TEST_STATUS_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FMAC_TEST_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_TEST_STATUS_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FMAC_TEST_STATUS_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMITr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x67,
        0,
        2,
        soc_FMAC_TX_CELL_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM8206_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FMAC_TX_CELL_LIMIT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM83208_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_TX_CELL_LIMIT_BCM83208_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x67,
        0,
        2,
        soc_FMAC_TX_CELL_LIMIT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88375_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FMAC_TX_CELL_LIMIT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88375_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FMAC_TX_CELL_LIMIT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88470_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FMAC_TX_CELL_LIMIT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88470_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FMAC_TX_CELL_LIMIT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88650_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x67,
        0,
        2,
        soc_FMAC_TX_CELL_LIMIT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88660_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x67,
        0,
        2,
        soc_FMAC_TX_CELL_LIMIT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88675_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FMAC_TX_CELL_LIMIT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88675_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FMAC_TX_CELL_LIMIT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88680_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FMAC_TX_CELL_LIMIT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12a,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_TX_CELL_LIMIT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88750_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x67,
        0,
        2,
        soc_FMAC_TX_CELL_LIMIT_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88750_B0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x67,
        0,
        2,
        soc_FMAC_TX_CELL_LIMIT_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12a,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_TX_CELL_LIMIT_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FMAC_TX_CELL_LIMIT_BCM88950_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FMAC_TX_CELL_LIMIT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_TX_LANE_SWAP_0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x14e,
        0,
        1,
        soc_FMAC_TX_LANE_SWAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_TX_LANE_SWAP_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x14f,
        0,
        1,
        soc_FMAC_TX_LANE_SWAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_TX_LANE_SWAP_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x150,
        0,
        1,
        soc_FMAC_TX_LANE_SWAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_83208_A0)
    { /* SOC_REG_INT_FMAC_TX_LANE_SWAP_3r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x151,
        0,
        1,
        soc_FMAC_TX_LANE_SWAP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_TX_LANE_SWAP_0_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18a,
        0,
        1,
        soc_FMAC_TX_LANE_SWAP_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_TX_LANE_SWAP_0_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x186,
        0,
        1,
        soc_FMAC_TX_LANE_SWAP_0_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_TX_LANE_SWAP_1_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18b,
        0,
        1,
        soc_FMAC_TX_LANE_SWAP_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_TX_LANE_SWAP_1_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x187,
        0,
        1,
        soc_FMAC_TX_LANE_SWAP_1_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_TX_LANE_SWAP_2_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18c,
        0,
        1,
        soc_FMAC_TX_LANE_SWAP_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_TX_LANE_SWAP_2_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x188,
        0,
        1,
        soc_FMAC_TX_LANE_SWAP_2_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FMAC_TX_LANE_SWAP_3_BCM88690_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18d,
        0,
        1,
        soc_FMAC_TX_LANE_SWAP_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FMAC_TX_LANE_SWAP_3_BCM88790_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x189,
        0,
        1,
        soc_FMAC_TX_LANE_SWAP_3_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FORCE_LINK_ENABLE_Ar */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80046,
        0,
        1,
        soc_FORCE_LINK_ENABLE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FORCE_LINK_ENABLE_Br */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80047,
        0,
        1,
        soc_FORCE_LINK_ENABLE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8011a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8111a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8211a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8311a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8411a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8511a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8611a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8711a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8811a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8911a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a11a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b11a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c11a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d11a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e11a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPALCFG_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f11a,
        0,
        15,
        soc_FPALCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCFG_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f118,
        0,
        15,
        soc_FPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPCRCEC_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f166,
        SOC_REG_FLAG_RO,
        2,
        soc_FPCRCEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8011c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8111c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8211c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8311c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8411c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8511c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8611c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8711c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8811c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8911c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a11c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b11c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c11c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d11c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e11c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLCFG_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f11c,
        0,
        7,
        soc_FPDLCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPDLSTAT_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f132,
        SOC_REG_FLAG_RO,
        8,
        soc_FPDLSTAT_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8016a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8116a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8216a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8316a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8416a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8516a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8616a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8716a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8816a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8916a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a16a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b16a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c16a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d16a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e16a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPEBEC_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f16a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPEBEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FPEM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b180000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FPEM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FPEM_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f170000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FPEM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8016c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8116c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8216c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8316c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8416c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8516c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8616c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8716c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8816c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8916c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a16c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b16c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c16c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d16c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e16c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPFAESLC_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f16c,
        SOC_REG_FLAG_RO,
        4,
        soc_FPFAESLC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLCTL_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f124,
        0,
        6,
        soc_FPHDLCTL_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLRXD_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f128,
        SOC_REG_FLAG_RO,
        2,
        soc_FPHDLRXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPHDLTXD_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f126,
        0,
        2,
        soc_FPHDLTXD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTE1_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f110,
        0,
        16,
        soc_FPINTE1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS1_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f114,
        0,
        16,
        soc_FPINTS1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPINTS2_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f116,
        0,
        16,
        soc_FPINTS2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPLCVEC_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f168,
        SOC_REG_FLAG_RO,
        1,
        soc_FPLCVEC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8011e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8111e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8211e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8311e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8411e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8511e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8611e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8711e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8811e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8911e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a11e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b11e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c11e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d11e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e11e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPMTSLP_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f11e,
        0,
        11,
        soc_FPMTSLP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPNINTE2_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f112,
        0,
        16,
        soc_FPNINTE2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRBCFG1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80106,
        0,
        7,
        soc_FPRBCFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRBCFG2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88106,
        0,
        7,
        soc_FPRBCFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8012a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8112a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8212a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8312a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8412a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8512a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8612a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8712a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8812a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8912a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a12a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b12a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c12a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d12a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e12a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRHFD_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f12a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRHFD_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBRP_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f136,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSBWP_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f134,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8014c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8114c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8214c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8314c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8414c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8514c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8614c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8714c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8814c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8914c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a14c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b14c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c14c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d14c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e14c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG1_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f14c,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8014e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8114e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8214e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8314e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8414e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8514e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8614e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8714e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8814e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8914e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a14e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b14e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c14e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d14e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e14e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG2_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f14e,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG3_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f150,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG4_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f152,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG5_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f154,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG6_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f156,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG7_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f158,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8015a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8115a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8215a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8315a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8415a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8515a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8615a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8715a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8815a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8915a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a15a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b15a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c15a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d15a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e15a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRSIG8_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f15a,
        SOC_REG_FLAG_RO,
        1,
        soc_FPRSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB1_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f160,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB2_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f162,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPRXNB3_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f164,
        SOC_REG_FLAG_RO,
        2,
        soc_FPRXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8016e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8116e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8216e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8316e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8416e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8516e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8616e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8716e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8816e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8916e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a16e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b16e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c16e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d16e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e16e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSEFC_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f16e,
        SOC_REG_FLAG_RO,
        2,
        soc_FPSEFC_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8015c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8115c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8215c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8315c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8415c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8515c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8615c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8715c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8815c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8915c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a15c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b15c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c15c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d15c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e15c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT1_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f15c,
        SOC_REG_FLAG_RO,
        16,
        soc_FPSTAT1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8015e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8115e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8215e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8315e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8415e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8515e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8615e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8715e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8815e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8915e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a15e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b15e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c15e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d15e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e15e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPSTAT2_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f15e,
        SOC_REG_FLAG_RO,
        12,
        soc_FPSTAT2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8013a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8113a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8213a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8313a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8413a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8513a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8613a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8713a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8813a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8913a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a13a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b13a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c13a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d13a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e13a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBRP_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f13a,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBRP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSBWP_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f138,
        SOC_REG_FLAG_RO,
        2,
        soc_FPTSBWP_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8013c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8113c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8213c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8313c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8413c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8513c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8613c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8713c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8813c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8913c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a13c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b13c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c13c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d13c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e13c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG1_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f13c,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8013e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8113e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8213e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8313e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8413e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8513e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8613e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8713e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8813e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8913e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a13e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b13e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c13e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d13e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e13e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG2_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f13e,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG3_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f140,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG4_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f142,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG5_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f144,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG6_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f146,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG7_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f148,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8014a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8114a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8214a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8314a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8414a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8514a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8614a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8714a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8814a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8914a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a14a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b14a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c14a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d14a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e14a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSIG8_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f14a,
        0,
        1,
        soc_FPTSIG1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB1_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f120,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTSLB2_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f122,
        0,
        1,
        soc_FPTSLB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8012c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8112c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8212c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8312c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8412c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8512c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8612c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8712c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8812c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8912c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a12c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b12c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c12c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d12c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e12c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB1_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f12c,
        0,
        2,
        soc_FPTXNB1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8012e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8112e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8212e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8312e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8412e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8512e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8612e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8712e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8812e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8912e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a12e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b12e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c12e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d12e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e12e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB2_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f12e,
        0,
        2,
        soc_FPTXNB2_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FPTXNB3_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f130,
        0,
        2,
        soc_FPTXNB3_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_BUS_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012b00,
        0,
        2,
        soc_FP_BUS_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_FP_BUS_PARITY_CONTROL_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012700,
        0,
        2,
        soc_FP_BUS_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_BUS_PARITY_ERRORr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012c00,
        0,
        1,
        soc_EFP_BUS_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_FP_BUS_PARITY_ERROR_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012800,
        0,
        1,
        soc_EFP_BUS_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080003,
        0,
        2,
        soc_FP_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080001,
        0,
        32,
        soc_FP_CAM_BIST_ENABLE_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_CONTROL_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080001,
        0,
        8,
        soc_FP_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_DBG_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080004,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_DBG_DATA_VALIDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080005,
        0,
        1,
        soc_FP_CAM_BIST_DBG_DATA_VALIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_DEBUG_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080193,
        0,
        2,
        soc_FP_CAM_BIST_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_DEBUG_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x70801a6,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_BIST_DEBUG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_DEBUG_SENDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080006,
        0,
        1,
        soc_FP_CAM_BIST_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_DEBUG_SEND_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x70801a7,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_BIST_DEBUG_SEND_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080008,
        0,
        16,
        soc_FP_CAM_BIST_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_BCM56314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000a,
        0,
        16,
        soc_FP_CAM_BIST_ENABLE_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000a,
        0,
        32,
        soc_FP_CAM_BIST_ENABLE_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c0a,
        0,
        16,
        soc_FP_CAM_BIST_ENABLE_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08001a,
        0,
        32,
        soc_FP_CAM_BIST_ENABLE_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010900,
        0,
        18,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010b00,
        0,
        26,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010700,
        0,
        18,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010600,
        0,
        24,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010600,
        0,
        16,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08019c,
        0,
        16,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d06,
        0,
        24,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010600,
        0,
        32,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f080000,
        0,
        24,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08016f,
        0,
        32,
        soc_FP_CAM_BIST_ENABLE_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080203,
        0,
        32,
        soc_FP_CAM_BIST_ENABLE_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010d00,
        0,
        32,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d08,
        0,
        20,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f080000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        24,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f080000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        24,
        soc_FP_CAM_BIST_ENABLE_LOWER_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_ONE_TCAMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080c07,
        0,
        16,
        soc_FP_CAM_BIST_ENABLE_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_ONE_TCAM_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x70801a8,
        0,
        16,
        soc_FP_CAM_BIST_ENABLE_ONE_TCAMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_TWO_TCAMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080c08,
        0,
        16,
        soc_FP_CAM_BIST_ENABLE_TWO_TCAMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_TWO_TCAM_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x70801a9,
        0,
        16,
        soc_FP_CAM_BIST_ENABLE_TWO_TCAM_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000a,
        0,
        32,
        soc_FP_CAM_BIST_ENABLE_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010800,
        0,
        18,
        soc_FP_CAM_BIST_ENABLE_UPPER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010a00,
        0,
        26,
        soc_FP_CAM_BIST_ENABLE_UPPER_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010600,
        0,
        18,
        soc_FP_CAM_BIST_ENABLE_UPPER_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010500,
        0,
        24,
        soc_FP_CAM_BIST_ENABLE_UPPER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010500,
        0,
        16,
        soc_FP_CAM_BIST_ENABLE_UPPER_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08019b,
        0,
        16,
        soc_FP_CAM_BIST_ENABLE_UPPER_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d05,
        0,
        24,
        soc_FP_CAM_BIST_ENABLE_UPPER_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010500,
        0,
        32,
        soc_FP_CAM_BIST_ENABLE_UPPER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08016e,
        0,
        32,
        soc_FP_CAM_BIST_ENABLE_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080202,
        0,
        32,
        soc_FP_CAM_BIST_ENABLE_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010c00,
        0,
        32,
        soc_FP_CAM_BIST_ENABLE_UPPER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S10_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080005,
        SOC_REG_FLAG_RO,
        2,
        soc_FP_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S10_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080005,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_S10_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S10_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c05,
        SOC_REG_FLAG_RO,
        2,
        soc_FP_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S12_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080006,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S12_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080006,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_S12_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S12_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c06,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S14_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080007,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_S14_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S14_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c07,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S15_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080008,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_S15_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S15_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c08,
        SOC_REG_FLAG_RO,
        2,
        soc_FP_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S2_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080000,
        SOC_REG_FLAG_RO,
        3,
        soc_FP_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S2_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080000,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_S2_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S2_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c00,
        SOC_REG_FLAG_RO,
        3,
        soc_FP_CAM_BIST_S2_STATUS_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S3_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080001,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S3_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080001,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S3_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c01,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S5_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080002,
        SOC_REG_FLAG_RO,
        3,
        soc_FP_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S5_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080002,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_S5_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S5_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c02,
        SOC_REG_FLAG_RO,
        3,
        soc_FP_CAM_BIST_S2_STATUS_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S6_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080003,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S6_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080003,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_S6_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S6_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c03,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S8_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080004,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S8_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080004,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S8_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c04,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080007,
        SOC_REG_FLAG_RO,
        2,
        soc_FP_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010000,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010000,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080002,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010000,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080194,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010000,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080009,
        SOC_REG_FLAG_RO,
        2,
        soc_FP_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f000000,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080165,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc0801f9,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010000,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c09,
        SOC_REG_FLAG_RO,
        2,
        soc_FP_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080c00,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d00,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f000000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f000000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUS_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080192,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xc080c0d,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_FP_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_15r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080019,
        0,
        2,
        soc_FP_CAM_CONTROL_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x708019a,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FP_CAM_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_0_SLICE_7_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010200,
        0,
        1,
        soc_FP_CAM_CONTROL_0_SLICE_7_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_14_THRU_10r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080018,
        0,
        5,
        soc_FP_CAM_CONTROL_14_THRU_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_1_SLICE_7_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010300,
        0,
        1,
        soc_FP_CAM_CONTROL_1_SLICE_7_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_2_SLICE_11_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010400,
        0,
        1,
        soc_FP_CAM_CONTROL_2_SLICE_11_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_4_THRU_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000d,
        0,
        5,
        soc_FP_CAM_CONTROL_4_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_9_THRU_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080016,
        0,
        5,
        soc_FP_CAM_CONTROL_9_THRU_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_LOWERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000b,
        0,
        8,
        soc_FP_CAM_CONTROL_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_LOWER_BCM56314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000d,
        0,
        9,
        soc_FP_CAM_CONTROL_LOWER_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_LOWER_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000d,
        0,
        8,
        soc_FP_CAM_CONTROL_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_11_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f030000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_11_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080c03,
        0,
        8,
        soc_FP_CAM_CONTROL_SLICE_11_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_11_4_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f030000,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_11_4_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f030000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_CONTROL_SLICE_11_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_11_8_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010400,
        0,
        3,
        soc_FP_CAM_CONTROL_SLICE_11_8_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_15_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080168,
        0,
        16,
        soc_FP_CAM_CONTROL_SLICE_15_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_15_12r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010500,
        0,
        3,
        soc_FP_CAM_CONTROL_SLICE_15_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_15_8_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc0801fc,
        0,
        16,
        soc_FP_CAM_CONTROL_SLICE_15_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_3_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d02,
        0,
        1,
        soc_FP_CAM_CONTROL_SLICE_3_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_3_0_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f020000,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010200,
        0,
        3,
        soc_FP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_3_0_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_3_0_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_CONTROL_SLICE_11_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_7_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080167,
        0,
        16,
        soc_FP_CAM_CONTROL_SLICE_7_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_7_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010300,
        0,
        3,
        soc_FP_CAM_CONTROL_SLICE_7_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_7_0_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010200,
        0,
        2,
        soc_FP_CAM_CONTROL_SLICE_7_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_7_0_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080196,
        0,
        16,
        soc_FP_CAM_CONTROL_SLICE_7_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_7_0_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc0801fb,
        0,
        16,
        soc_FP_CAM_CONTROL_SLICE_7_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_7_0_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080c02,
        0,
        8,
        soc_FP_CAM_CONTROL_SLICE_7_0_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_SLICE_9_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d03,
        0,
        1,
        soc_FP_CAM_CONTROL_SLICE_3_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_TM_13_THRU_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d02,
        0,
        2,
        soc_FP_CAM_CONTROL_TM_13_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_TM_13_THRU_0_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010200,
        0,
        2,
        soc_FP_CAM_CONTROL_TM_13_THRU_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_TM_13_THRU_0_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010200,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_FP_CAM_CONTROL_TM_13_THRU_0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_CAM_CONTROL_TM_13_THRU_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010200,
        0,
        2,
        soc_FP_CAM_CONTROL_TM_13_THRU_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_TM_7_THRU_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080169,
        0,
        2,
        soc_FP_CAM_CONTROL_TM_7_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_TM_7_THRU_0_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080197,
        0,
        2,
        soc_FP_CAM_CONTROL_TM_7_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_TM_7_THRU_0_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc0801fd,
        0,
        2,
        soc_FP_CAM_CONTROL_TM_7_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_TM_7_THRU_0_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080c04,
        0,
        1,
        soc_FP_CAM_CONTROL_TM_7_THRU_0_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_UPPERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000a,
        0,
        9,
        soc_FP_CAM_CONTROL_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_UPPER_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080016,
        0,
        9,
        soc_FP_CAM_CONTROL_UPPER_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080166,
        0,
        2,
        soc_FP_CAM_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010100,
        0,
        2,
        soc_FP_CAM_DEBUG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010100,
        0,
        2,
        soc_FP_CAM_DEBUG_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010100,
        0,
        2,
        soc_FP_CAM_DEBUG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080195,
        0,
        2,
        soc_FP_CAM_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010100,
        0,
        2,
        soc_FP_CAM_DEBUG_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f010000,
        0,
        2,
        soc_FP_CAM_DEBUG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc0801fa,
        0,
        2,
        soc_FP_CAM_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010100,
        0,
        2,
        soc_FP_CAM_DEBUG_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080c01,
        0,
        2,
        soc_FP_CAM_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d01,
        0,
        2,
        soc_FP_CAM_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f010000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_CAM_DEBUG_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f010000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_CAM_DEBUG_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08016a,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000e,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000f,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080010,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080011,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080012,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080013,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_0_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c15,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_1_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c16,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_2_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c17,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_3_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c18,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_4_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c19,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_5_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c1a,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_5_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010400,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010500,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010300,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010300,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080198,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d03,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010300,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f040000,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc0801fe,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010600,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080c05,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d04,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f040000,
        SOC_REG_FLAG_WO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f040000,
        SOC_REG_FLAG_WO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_GLOBAL_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080014,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_GLOBAL_MASK_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c1b,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SENDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080015,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010700,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SEND_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010900,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SEND_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010500,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SEND_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010400,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SEND_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08019a,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d04,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010400,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SEND_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f070000,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SEND_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08016d,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080201,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010b00,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SEND_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c1c,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080c06,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d07,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f070000,
        SOC_REG_FLAG_WO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_DEBUG_SEND_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f070000,
        SOC_REG_FLAG_WO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_DEBUG_SEND_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_FP_CAM_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080009,
        0,
        16,
        soc_FP_CAM_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_COUNTER_PDAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011700,
        0,
        16,
        soc_FP_COUNTER_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_COUNTER_RAM_INIT_DATA0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x70801a0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FP_COUNTER_RAM_INIT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_COUNTER_RAM_INIT_DATA1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x70801a1,
        0,
        1,
        soc_FP_COUNTER_RAM_INIT_DATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011600,
        0,
        2,
        soc_FP_COUNTER_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011700,
        0,
        2,
        soc_FP_COUNTER_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011800,
        0,
        2,
        soc_FP_COUNTER_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011900,
        0,
        2,
        soc_FP_COUNTER_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012200,
        0,
        2,
        soc_FP_COUNTER_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012300,
        0,
        2,
        soc_FP_COUNTER_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_0_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011e00,
        0,
        2,
        soc_FP_COUNTER_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_1_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011f00,
        0,
        2,
        soc_FP_COUNTER_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_2_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012000,
        0,
        2,
        soc_FP_COUNTER_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_3_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012100,
        0,
        2,
        soc_FP_COUNTER_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_POOLS_0_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011500,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FP_COUNTER_TM_POOLS_0_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_POOLS_12_15r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011200,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FP_COUNTER_TM_POOLS_12_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_POOLS_4_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011400,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FP_COUNTER_TM_POOLS_4_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_COUNTER_TM_POOLS_8_11r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011300,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FP_COUNTER_TM_POOLS_8_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_DEBUG_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080194,
        SOC_REG_FLAG_64_BITS,
        13,
        soc_FP_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_DEBUG_EVENTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080195,
        SOC_REG_FLAG_64_BITS,
        55,
        soc_FP_DEBUG_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_DEBUG_EVENT_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080196,
        SOC_REG_FLAG_64_BITS,
        55,
        soc_FP_DEBUG_EVENT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_DEBUG_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080197,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_FP_DEBUG_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_DEBUG_STATUS_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080198,
        0,
        4,
        soc_FP_DEBUG_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_DEBUG_STATUS_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080199,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FP_DEBUG_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000400,
        0,
        8,
        soc_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SEL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000400,
        0,
        8,
        soc_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SEL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000400,
        0,
        12,
        soc_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SEL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_F1_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000500,
        0,
        8,
        soc_FP_DOUBLE_WIDE_F1_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_F1_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000500,
        0,
        12,
        soc_FP_DOUBLE_WIDE_F1_SELECT_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08001b,
        0,
        16,
        soc_FP_DOUBLE_WIDE_F4_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000100,
        0,
        8,
        soc_FP_DOUBLE_WIDE_F4_SELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000100,
        0,
        12,
        soc_FP_DOUBLE_WIDE_F4_SELECT_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000100,
        0,
        8,
        soc_FP_DOUBLE_WIDE_F4_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08000c,
        0,
        8,
        soc_FP_F4_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08060c,
        0,
        12,
        soc_FP_DOUBLE_WIDE_F4_SELECT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08000c,
        0,
        16,
        soc_FP_DOUBLE_WIDE_F4_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080002,
        0,
        16,
        soc_FP_DOUBLE_WIDE_F4_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08061e,
        0,
        4,
        soc_FP_DOUBLE_WIDE_F4_SELECT_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x708007a,
        0,
        4,
        soc_FP_DOUBLE_WIDE_F4_SELECT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000100,
        0,
        32,
        soc_FP_DOUBLE_WIDE_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_SELECT_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000100,
        0,
        24,
        soc_FP_DOUBLE_WIDE_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_SELECT_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000100,
        0,
        16,
        soc_FP_DOUBLE_WIDE_SELECT_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_DOUBLE_WIDE_SELECT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000100,
        0,
        32,
        soc_FP_DOUBLE_WIDE_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_ECMP_HASH_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080033,
        0,
        4,
        soc_FP_ECMP_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_ECMP_HASH_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000100,
        0,
        4,
        soc_FP_ECMP_HASH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_ECMP_HASH_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000000,
        0,
        4,
        soc_FP_ECMP_HASH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_ECMP_HASH_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000000,
        0,
        4,
        soc_FP_ECMP_HASH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_ECMP_HASH_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000000,
        0,
        4,
        soc_FP_ECMP_HASH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_ECMP_HASH_CONTROL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080035,
        0,
        4,
        soc_FP_ECMP_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_ECMP_HASH_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000000,
        0,
        4,
        soc_FP_ECMP_HASH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_ECMP_HASH_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080600,
        0,
        4,
        soc_FP_ECMP_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_ECMP_HASH_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_FP_ECMP_HASH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_ECMP_HASH_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_FP_ECMP_HASH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_FP_F4_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080018,
        0,
        16,
        soc_FP_F4_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_REG_INT_FP_F4_SELECT_BCM56314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080018,
        0,
        8,
        soc_FP_F4_SELECT_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_F4_SELECT_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080017,
        0,
        16,
        soc_FP_F4_SELECT_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_F4_SELECT_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08061f,
        0,
        8,
        soc_FP_F4_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_FIELD_SEL_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb0801c6,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_FIELD_SEL_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010800,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_FIELD_SEL_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010200,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_FIELD_SEL_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080d02,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_FIELD_SEL_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb0801c7,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_FIELD_SEL_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010300,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_FIELD_SEL_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080d03,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_FIELD_SEL_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb0801c8,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_FIELD_SEL_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010400,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_FIELD_SEL_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080d04,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080004,
        0,
        16,
        soc_FP_FORCE_FORWARDING_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000300,
        0,
        8,
        soc_FP_FORCE_FORWARDING_FIELD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000300,
        0,
        12,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000300,
        0,
        8,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000300,
        0,
        12,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000300,
        0,
        8,
        soc_FP_FORCE_FORWARDING_FIELD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080004,
        0,
        8,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080604,
        0,
        12,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000300,
        0,
        16,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4e000400,
        0,
        12,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000300,
        0,
        16,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080604,
        0,
        10,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4e000400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_0_SLICE_11_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010600,
        0,
        1,
        soc_FP_CAM_CONTROL_0_SLICE_7_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_0_SLICE_7_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010500,
        0,
        1,
        soc_FP_CAM_CONTROL_0_SLICE_7_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_1_SLICE_11_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010700,
        0,
        1,
        soc_FP_CAM_CONTROL_1_SLICE_7_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_1_SLICE_7_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010600,
        0,
        1,
        soc_FP_CAM_CONTROL_1_SLICE_7_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_2_SLICE_11_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010800,
        0,
        1,
        soc_FP_CAM_CONTROL_2_SLICE_11_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f060000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010900,
        0,
        3,
        soc_FP_CAM_CONTROL_SLICE_11_8_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_4_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f060000,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_4_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f060000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_CONTROL_SLICE_11_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08016c,
        0,
        16,
        soc_FP_CAM_CONTROL_SLICE_15_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_12r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010a00,
        0,
        3,
        soc_FP_CAM_CONTROL_SLICE_15_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080200,
        0,
        16,
        soc_FP_CAM_CONTROL_SLICE_15_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d05,
        0,
        1,
        soc_FP_CAM_CONTROL_SLICE_3_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f050000,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010700,
        0,
        3,
        soc_FP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_CONTROL_SLICE_11_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08016b,
        0,
        16,
        soc_FP_CAM_CONTROL_SLICE_7_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010800,
        0,
        3,
        soc_FP_CAM_CONTROL_SLICE_7_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010400,
        0,
        2,
        soc_FP_CAM_CONTROL_SLICE_7_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080199,
        0,
        16,
        soc_FP_CAM_CONTROL_SLICE_7_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc0801ff,
        0,
        16,
        soc_FP_CAM_CONTROL_SLICE_7_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_9_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d06,
        0,
        1,
        soc_FP_CAM_CONTROL_SLICE_3_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SELr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d21,
        0,
        6,
        soc_FP_GM_TCAM_BLK_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f110000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_GM_TCAM_BLK_SEL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f120000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_GM_TCAM_BLK_SEL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f130000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_GM_TCAM_BLK_SEL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f140000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_GM_TCAM_BLK_SEL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f150000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_GM_TCAM_BLK_SEL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f160000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_GM_TCAM_BLK_SEL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f170000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_GM_TCAM_BLK_SEL6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f180000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_GM_TCAM_BLK_SEL7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL0_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f110000,
        0,
        1,
        soc_FP_GM_TCAM_BLK_SEL0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL1_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f120000,
        0,
        1,
        soc_FP_GM_TCAM_BLK_SEL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL2_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f130000,
        0,
        1,
        soc_FP_GM_TCAM_BLK_SEL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL3_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f140000,
        0,
        1,
        soc_FP_GM_TCAM_BLK_SEL3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL4_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f150000,
        0,
        2,
        soc_FP_GM_TCAM_BLK_SEL4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL5_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f160000,
        0,
        2,
        soc_FP_GM_TCAM_BLK_SEL5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL6_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f170000,
        0,
        2,
        soc_FP_GM_TCAM_BLK_SEL6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL7_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f180000,
        0,
        2,
        soc_FP_GM_TCAM_BLK_SEL7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_GM_TCAM_BLK_SEL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f130000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_GM_TCAM_BLK_SEL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_LOOKUP_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000500,
        0,
        16,
        soc_FP_LOOKUP_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_LOWER_GM_TCAM_BLK_SELr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011e00,
        0,
        16,
        soc_FP_LOWER_GM_TCAM_BLK_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_LOWER_TCAM_BLK_SELr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011c00,
        0,
        16,
        soc_FP_LOWER_GM_TCAM_BLK_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_METER_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000c,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x34000900,
        0,
        1,
        soc_FP_METER_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x34000800,
        0,
        1,
        soc_FP_METER_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x38000900,
        0,
        1,
        soc_FP_METER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080008,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0x30000a00,
        0,
        1,
        soc_FP_METER_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0x30000a00,
        0,
        1,
        soc_FP_METER_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0x30000a00,
        0,
        1,
        soc_FP_METER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xe00000f,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb00000f,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x2c000a00,
        0,
        1,
        soc_FP_METER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08060c,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xc00000f,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xc00060a,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x38000a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_METER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_METER_CONTROL_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000077,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_METER_RAM_INIT_DATA0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x70801a3,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FP_COUNTER_RAM_INIT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_METER_RAM_INIT_DATA1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x70801a4,
        0,
        1,
        soc_FP_METER_RAM_INIT_DATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_METER_STBYr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011800,
        0,
        8,
        soc_FP_METER_STBYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_POOL0_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012200,
        0,
        1,
        soc_FP_METER_TABLE_POOL0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_POOL0_TM_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011e00,
        0,
        1,
        soc_FP_METER_TABLE_POOL0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_POOL1_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012300,
        0,
        1,
        soc_FP_METER_TABLE_POOL0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_POOL1_TM_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011f00,
        0,
        1,
        soc_FP_METER_TABLE_POOL0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_POOL2_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012400,
        0,
        1,
        soc_FP_METER_TABLE_POOL0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_POOL2_TM_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012000,
        0,
        1,
        soc_FP_METER_TABLE_POOL0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_POOL3_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012500,
        0,
        1,
        soc_FP_METER_TABLE_POOL0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_POOL3_TM_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012100,
        0,
        1,
        soc_FP_METER_TABLE_POOL0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_POOL4_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012600,
        0,
        1,
        soc_FP_METER_TABLE_POOL0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_POOL5_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012700,
        0,
        1,
        soc_FP_METER_TABLE_POOL0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_POOL6_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012800,
        0,
        1,
        soc_FP_METER_TABLE_POOL0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_POOL7_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012900,
        0,
        1,
        soc_FP_METER_TABLE_POOL0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_METER_TABLE_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d26,
        0,
        4,
        soc_FP_METER_TABLE_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_METER_TABLE_TM_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f160000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_FP_METER_TABLE_TM_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FP_METER_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8b250000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2e0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2f0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b300000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b310000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM0_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2e0000,
        0,
        2,
        soc_FP_METER_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM0_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2e0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM0_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2e0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM0_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2e0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM1_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2f0000,
        0,
        2,
        soc_FP_METER_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM1_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2f0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM1_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2f0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM1_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2f0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM2_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b300000,
        0,
        2,
        soc_FP_METER_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM2_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b300000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM2_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b300000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM2_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b300000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM3_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b310000,
        0,
        2,
        soc_FP_METER_TM3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM3_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b310000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM3_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b310000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_METER_TM3_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b310000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_METER_TM3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_METER_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010a00,
        0,
        3,
        soc_FP_POLICY_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_METER_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010b00,
        0,
        3,
        soc_FP_POLICY_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_METER_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010c00,
        0,
        2,
        soc_FP_METER_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_METER_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011100,
        0,
        1,
        soc_FP_METER_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_METER_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011200,
        0,
        1,
        soc_FP_METER_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_METER_TM_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011300,
        0,
        1,
        soc_FP_METER_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_METER_TM_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011400,
        0,
        1,
        soc_FP_METER_TM_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_METER_TM_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011500,
        0,
        1,
        soc_FP_METER_TM_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_TM_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011a00,
        0,
        1,
        soc_FP_METER_TM_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_TM_9r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011b00,
        0,
        1,
        soc_FP_METER_TM_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_TM_10r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011c00,
        0,
        1,
        soc_FP_METER_TM_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_TM_11r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011d00,
        0,
        1,
        soc_FP_METER_TM_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_METER_TM_0_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010e00,
        0,
        1,
        soc_FP_METER_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_TM_0_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011200,
        0,
        1,
        soc_FP_METER_TM_0_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_METER_TM_1_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010f00,
        0,
        1,
        soc_FP_METER_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_TM_1_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011300,
        0,
        1,
        soc_FP_METER_TM_1_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_METER_TM_2_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011000,
        0,
        1,
        soc_FP_METER_TM_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_TM_2_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011400,
        0,
        1,
        soc_FP_METER_TM_2_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_TM_3_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011500,
        0,
        1,
        soc_FP_METER_TM_3_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_TM_4_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011600,
        0,
        1,
        soc_FP_METER_TM_4_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_TM_5_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011700,
        0,
        1,
        soc_FP_METER_TM_5_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_TM_6_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011800,
        0,
        1,
        soc_FP_METER_TM_6_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_METER_TM_7_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011900,
        0,
        1,
        soc_FP_METER_TM_7_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_METER_TM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080c0d,
        0,
        2,
        soc_FP_METER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FP_METER_TM_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8b250000,
        0,
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FP_METER_TM_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8b250000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FP_METER_TM_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8b250000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FP_METER_TM_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8b250000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_MTU_CHECK_1_TM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012a00,
        0,
        1,
        soc_FP_MTU_CHECK_1_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_MTU_CHECK_2_TM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012b00,
        0,
        1,
        soc_FP_MTU_CHECK_2_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_NON_ROTATED_CAM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080009,
        0,
        1,
        soc_FP_NON_ROTATED_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_PAYLOAD_TOS_FN_SELr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000600,
        0,
        8,
        soc_FP_PAYLOAD_TOS_FN_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_PAYLOAD_TOS_FN_SEL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000600,
        0,
        12,
        soc_FP_PAYLOAD_TOS_FN_SEL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_POLICY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080c09,
        0,
        2,
        soc_CFAPMEMDEBUG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_POLICY_LP_CONTROL_UPPERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010700,
        0,
        16,
        soc_FP_POLICY_LP_CONTROL_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FP_POLICY_LP_CONTROL_UPPER_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010700,
        0,
        16,
        soc_FP_POLICY_LP_CONTROL_UPPER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_LVMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b290000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_POLICY_LVMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_LVM_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b290000,
        0,
        12,
        soc_FP_POLICY_LVMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_LVM_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b290000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_POLICY_LVMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_LVM_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b290000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_POLICY_LVMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_LVM_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b290000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_POLICY_LVMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_POLICY_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08000d,
        0,
        2,
        soc_FP_POLICY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_FP_POLICY_PARITY_CONTROL_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08000d,
        0,
        2,
        soc_FP_POLICY_PARITY_CONTROL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_POLICY_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08000e,
        SOC_REG_FLAG_RO,
        3,
        soc_FP_POLICY_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_POLICY_PDAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011600,
        0,
        16,
        soc_FP_POLICY_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_PDA_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2a0000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_POLICY_PDA_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_PDA_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2a0000,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_FP_POLICY_PDA_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_PDA_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2a0000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_POLICY_PDA_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_PDA_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2a0000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_POLICY_PDA_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_PDA_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b2a0000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_POLICY_PDA_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_POLICY_PDA_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f0d0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_POLICY_PDA_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_POLICY_PMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d0b,
        0,
        10,
        soc_FP_POLICY_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_POLICY_RAM_INIT_DATA0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x708019d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FP_COUNTER_RAM_INIT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_POLICY_RAM_INIT_DATA1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x708019e,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FP_COUNTER_RAM_INIT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_POLICY_RAM_INIT_DATA2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x708019f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FP_POLICY_RAM_INIT_DATA2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_POLICY_TABLE_TM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08000c,
        0,
        1,
        soc_FP_POLICY_TABLE_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_FP_POLICY_TABLE_TM_CONTROL_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08000c,
        0,
        2,
        soc_FP_POLICY_TABLE_TM_CONTROL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b280000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_POLICY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_POLICY_TM0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f090000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_FP_POLICY_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_POLICY_TM1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f0a0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_FP_POLICY_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_POLICY_TM2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f0b0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_FP_POLICY_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_POLICY_TM3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f0c0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_FP_POLICY_TM3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010a00,
        0,
        2,
        soc_FP_POLICY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010b00,
        0,
        2,
        soc_FP_POLICY_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010c00,
        0,
        2,
        soc_FP_POLICY_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010d00,
        0,
        2,
        soc_FP_POLICY_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011000,
        0,
        2,
        soc_FP_POLICY_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011100,
        0,
        2,
        soc_FP_POLICY_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_0_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010c00,
        0,
        2,
        soc_FP_POLICY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_1_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010d00,
        0,
        2,
        soc_FP_POLICY_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_2_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010e00,
        0,
        2,
        soc_FP_POLICY_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_3_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a010f00,
        0,
        2,
        soc_FP_POLICY_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8b210000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_POLICY_TM_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_POLICY_TM_LOWERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080171,
        0,
        8,
        soc_FP_POLICY_TM_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_LOWER_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010900,
        0,
        4,
        soc_FP_POLICY_TM_LOWER_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_POLICY_TM_LOWER_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08019d,
        0,
        8,
        soc_FP_POLICY_TM_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FP_POLICY_TM_LOWER_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080107,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FP_POLICY_TM_LOWER_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_POLICY_TM_LOWER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010800,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FP_POLICY_TM_LOWER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_POLICY_TM_LOWER_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080205,
        0,
        8,
        soc_FP_POLICY_TM_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_POLICY_TM_LOWER_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d0a,
        0,
        6,
        soc_FP_POLICY_TM_LOWER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b280000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FP_POLICY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b280000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_POLICY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b280000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_POLICY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4b280000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_POLICY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8b210000,
        0,
        1,
        soc_FP_POLICY_TM_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8b210000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_POLICY_TM_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8b210000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_POLICY_TM_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8b210000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_POLICY_TM_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_SLICES_0_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011100,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FP_POLICY_TM_SLICES_0_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_SLICES_12_15r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010e00,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FP_POLICY_TM_SLICES_12_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_SLICES_4_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011000,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FP_POLICY_TM_SLICES_4_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_SLICES_8_11r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010f00,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FP_POLICY_TM_SLICES_8_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_POLICY_TM_UPPERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080170,
        0,
        8,
        soc_FP_POLICY_TM_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_POLICY_TM_UPPER_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e010800,
        0,
        4,
        soc_FP_POLICY_TM_UPPER_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FP_POLICY_TM_UPPER_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080108,
        0,
        4,
        soc_FP_POLICY_TM_UPPER_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_POLICY_TM_UPPER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36010900,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FP_POLICY_TM_UPPER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_POLICY_TM_UPPER_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080204,
        0,
        8,
        soc_FP_POLICY_TM_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_POLICY_TM_UPPER_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d09,
        0,
        4,
        soc_FP_POLICY_TM_UPPER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FP_PORT_METER_MAP_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36012500,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FP_PORT_METER_MAP_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36012a00,
        0,
        1,
        soc_REPLICATION_FIFO_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_RAM_CONTROL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x708019c,
        0,
        24,
        soc_FP_RAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_RAM_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x708019b,
        SOC_REG_FLAG_64_BITS,
        31,
        soc_FP_RAM_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_RAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080c1d,
        0,
        8,
        soc_FP_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_ROTATED_CAM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08000a,
        0,
        1,
        soc_FP_ROTATED_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_FP_SLICE_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080017,
        0,
        16,
        soc_FP_SLICE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_FP_SLICE_CONFIG_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08000b,
        0,
        4,
        soc_FP_SLICE_CONFIG_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_SLICE_CONFIG_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08000b,
        0,
        16,
        soc_FP_SLICE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_REG_INT_FP_SLICE_CONFIG_BCM56314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080017,
        0,
        8,
        soc_FP_SLICE_CONFIG_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_SLICE_CONFIG_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08061e,
        0,
        8,
        soc_FP_SLICE_CONFIG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000b,
        0,
        32,
        soc_FP_SLICE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080007,
        0,
        10,
        soc_FP_SLICE_ENABLE_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000000,
        0,
        18,
        soc_FP_SLICE_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000000,
        0,
        26,
        soc_FP_SLICE_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000000,
        0,
        18,
        soc_FP_SLICE_ENABLE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080007,
        0,
        32,
        soc_FP_SLICE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000000,
        0,
        26,
        soc_FP_SLICE_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000000,
        0,
        18,
        soc_FP_SLICE_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000b,
        0,
        16,
        soc_FP_SLICE_ENABLE_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080001,
        0,
        16,
        soc_FP_SLICE_ENABLE_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080601,
        0,
        26,
        soc_FP_SLICE_ENABLE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000000,
        0,
        34,
        soc_FP_SLICE_ENABLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4e000100,
        0,
        24,
        soc_FP_SLICE_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080001,
        0,
        32,
        soc_FP_SLICE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080001,
        0,
        32,
        soc_FP_SLICE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000000,
        0,
        16,
        soc_FP_SLICE_ENABLE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08060b,
        0,
        16,
        soc_FP_SLICE_ENABLE_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08061d,
        0,
        24,
        soc_FP_SLICE_ENABLE_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080601,
        0,
        20,
        soc_FP_SLICE_ENABLE_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        24,
        soc_FP_SLICE_ENABLE_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4e000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        24,
        soc_FP_SLICE_ENABLE_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLE_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080079,
        0,
        8,
        soc_FP_SLICE_ENABLE_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080011,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000a00,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000900,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000a00,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000700,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000700,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080011,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080607,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000700,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4a000700,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080011,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e000700,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080611,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080607,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000700,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4a000700,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080078,
        0,
        1,
        soc_FP_SLICE_INDEX_CONTROL_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08000d,
        0,
        17,
        soc_FP_SLICE_METER_MAP_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000200,
        0,
        8,
        soc_FP_FORCE_FORWARDING_FIELD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000200,
        0,
        12,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000200,
        0,
        8,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000200,
        0,
        12,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000200,
        0,
        8,
        soc_FP_FORCE_FORWARDING_FIELD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08000d,
        0,
        8,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08060d,
        0,
        12,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000200,
        0,
        16,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4e000300,
        0,
        12,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080003,
        0,
        17,
        soc_FP_SLICE_METER_MAP_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000200,
        0,
        18,
        soc_FP_SLICE_METER_MAP_ENABLE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080603,
        0,
        10,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4e000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_FORCE_FORWARDING_FIELD_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_SR_RX_HISTORY_TABLE_TM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012900,
        0,
        1,
        soc_FP_SR_RX_HISTORY_TABLE_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_SR_RX_TABLE_TM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012800,
        0,
        2,
        soc_FP_SR_RX_TABLE_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_SR_TX_TM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012700,
        0,
        1,
        soc_FP_SR_TX_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_STORM_RAM_INIT_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x70801a2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FP_STORM_RAM_INIT_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FP_STORM_TM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011a00,
        0,
        1,
        soc_FP_STORM_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_STORM_TM_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012400,
        0,
        1,
        soc_FP_STORM_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_SVM_TM_CONTROL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012500,
        0,
        2,
        soc_FP_SVM_TM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FP_SVM_TM_CONTROL_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012600,
        0,
        2,
        soc_FP_SVM_TM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SELr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080d20,
        0,
        6,
        soc_FP_GM_TCAM_BLK_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f090000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_GM_TCAM_BLK_SEL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f0a0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_GM_TCAM_BLK_SEL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f0b0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_GM_TCAM_BLK_SEL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f0c0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_GM_TCAM_BLK_SEL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f0d0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_GM_TCAM_BLK_SEL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f0e0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_GM_TCAM_BLK_SEL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f0f0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_GM_TCAM_BLK_SEL6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f100000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FP_GM_TCAM_BLK_SEL7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL0_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f090000,
        0,
        1,
        soc_FP_GM_TCAM_BLK_SEL0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL1_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f0a0000,
        0,
        1,
        soc_FP_GM_TCAM_BLK_SEL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL2_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f0b0000,
        0,
        1,
        soc_FP_GM_TCAM_BLK_SEL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL3_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f0c0000,
        0,
        1,
        soc_FP_GM_TCAM_BLK_SEL3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL4_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f0d0000,
        0,
        2,
        soc_FP_GM_TCAM_BLK_SEL4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL5_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f0e0000,
        0,
        2,
        soc_FP_GM_TCAM_BLK_SEL5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL6_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f0f0000,
        0,
        2,
        soc_FP_GM_TCAM_BLK_SEL6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL7_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4f100000,
        0,
        2,
        soc_FP_GM_TCAM_BLK_SEL7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_FP_TCAM_BLK_SEL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3f120000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_FP_GM_TCAM_BLK_SEL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FP_TCAM_ECC_RAM_INIT_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x70801a5,
        0,
        1,
        soc_FP_TCAM_ECC_RAM_INIT_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_UDF_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080122,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_UDF_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa011200,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_UDF_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080d12,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_UDF_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080123,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_UDF_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa011300,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_UDF_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080d13,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FP_UDF_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080124,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_FP_UDF_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa011400,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_FP_UDF_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080d14,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_UPPER_GM_TCAM_BLK_SELr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011f00,
        0,
        16,
        soc_FP_LOWER_GM_TCAM_BLK_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FP_UPPER_TCAM_BLK_SELr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011d00,
        0,
        16,
        soc_FP_LOWER_GM_TCAM_BLK_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_DISABLE_EGRESS_OFPr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FQP_DISABLE_EGRESS_OFPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_ECC_1B_ERR_CNTr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FQP_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_ECC_2B_ERR_CNTr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FQP_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_ECC_ERR_1B_INITIATEr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        55,
        soc_FQP_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        55,
        soc_FQP_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_ECC_ERR_2B_INITIATEr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        55,
        soc_FQP_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        55,
        soc_FQP_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_ECC_INTERRUPT_REGISTERr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FQP_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FQP_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FQP_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FQP_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_ERROR_INITIATION_DATAr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FQP_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FAP_GLOBAL_GENERAL_CFG_3r */
        soc_block_list[203],
        soc_genreg,
        1,
        0xc5,
        0,
        7,
        soc_FQP_FAP_GLOBAL_GENERAL_CFG_3r_fields,
        SOC_RESET_VAL_DEC(0x00000409, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FQP_2_PQP_BYTES_RDYr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FQP_FQP_2_PQP_BYTES_RDYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FQP_2_PQP_PD_RDYr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x11c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FQP_FQP_2_PQP_PD_RDYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FQP_BLOCK_INIT_STATUSr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FQP_FQP_BLOCK_INIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FQP_BUBBLE_CONFIGURATIONr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x1a5,
        0,
        4,
        soc_FQP_FQP_BUBBLE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FQP_BUBBLE_TRIGGERr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x1a6,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FQP_FQP_BUBBLE_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FQP_CANCEL_CNTr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x1a7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_FQP_FQP_CANCEL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FQP_CONFIGURATIONr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FQP_FQP_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FQP_DEBUG_HALT_CONFIGURATIONr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x1a4,
        0,
        2,
        soc_FQP_FQP_DEBUG_HALT_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FQP_DYNAMIC_RATE_ALLOCATORr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_ABOVE_64_BITS,
        9,
        soc_FQP_FQP_DYNAMIC_RATE_ALLOCATORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FQP_SCHEDULER_CONFIGURATIONr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x105,
        0,
        8,
        soc_FQP_FQP_SCHEDULER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00002301, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FQP_TXQ_CONFIGURATIONr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x108,
        0,
        4,
        soc_FQP_FQP_TXQ_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0006cae3, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_FRAGMENTATION_QUEUES_EMPTY_INDICATIONr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FQP_FRAGMENTATION_QUEUES_EMPTY_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_GLOBAL_MEM_OPTIONSr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FQP_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_GTIMER_CONFIGURATIONr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_FQP_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_GTIMER_CYCLEr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_FQP_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_IFC_IS_WORK_CONSERVINGr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FQP_IFC_IS_WORK_CONSERVINGr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_INDIRECT_COMMANDr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FQP_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FQP_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FQP_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FQP_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FQP_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FQP_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FQP_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_INIT_FQP_TXIr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_FQP_INIT_FQP_TXIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_INTERRUPT_MASK_REGISTERr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x10,
        0,
        6,
        soc_FQP_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_INTERRUPT_REGISTERr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_FQP_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_INTERRUPT_REGISTER_TESTr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FQP_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PARITY_ERR_CNTr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FQP_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PAR_ERR_INITIATEr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FQP_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PAR_ERR_MEM_MASKr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_FQP_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PCMI_0r */
        soc_block_list[203],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FQP_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PCMI_1r */
        soc_block_list[203],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FQP_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PCMI_2r */
        soc_block_list[203],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FQP_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PCMI_3r */
        soc_block_list[203],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FQP_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PCMI_0_Sr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FQP_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PCMI_0_Tr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FQP_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PCMI_1_Sr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FQP_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PCMI_1_Tr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FQP_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PCMI_2_Sr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FQP_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PCMI_2_Tr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FQP_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PCMI_3_Sr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FQP_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PCMI_3_Tr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FQP_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PHANTOM_QS_CFGr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_FQP_PHANTOM_QS_CFGr_fields,
        SOC_RESET_VAL_DEC(0x40001c01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_PQP_AND_FQP_CALENDER_SETTINGr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x113,
        0,
        3,
        soc_FQP_PQP_AND_FQP_CALENDER_SETTINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_RESERVED_MIRROR_ADDRr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FQP_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_RESERVED_MTCDr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FQP_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_RESERVED_MTCPr */
        soc_block_list[203],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FQP_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_RESERVED_SPARE_0r */
        soc_block_list[203],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FQP_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_RESERVED_SPARE_1r */
        soc_block_list[203],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FQP_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_RESERVED_SPARE_2r */
        soc_block_list[203],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FQP_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_RESERVED_SPARE_3r */
        soc_block_list[203],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FQP_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_SBUS_BROADCAST_IDr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FQP_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_SBUS_LAST_IN_CHAINr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FQP_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_TXI_OVER_FLOW_STATUSr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FQP_TXI_OVER_FLOW_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_TXI_UNDER_FLOW_STATUSr */
        soc_block_list[203],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FQP_TXI_UNDER_FLOW_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FQP_TXQ_WATERMARKr */
        soc_block_list[203],
        soc_genreg,
        128,
        0x124,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FQP_TXQ_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FRAME_PAD_ENABLEr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x6000007,
        0,
        1,
        soc_MAC_LIMIT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FRAME_PAD_SIZEr */
        soc_block_list[3],
        soc_genreg,
        1,
        0x6080008,
        0,
        1,
        soc_FRAME_PAD_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRBINTE1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80100,
        0,
        3,
        soc_FRBINTE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRBINTE2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88100,
        0,
        3,
        soc_FRBINTE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRBINTS1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80102,
        SOC_REG_FLAG_RO,
        3,
        soc_FRBINTS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRBINTS2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88102,
        SOC_REG_FLAG_RO,
        3,
        soc_FRBINTS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRCFG1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80104,
        0,
        3,
        soc_FRCFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRCFG2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88104,
        0,
        3,
        soc_FRCFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_FREE_LIST_DEBUG_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x92016200,
        0,
        1,
        soc_UCQDBMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_FREE_LIST_DEBUG_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x92016200,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_FREE_LIST_DEBUG_TM_BCM56960_A0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0x2e016200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CCPMEMDEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0110,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0112,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0114,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0116,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0118,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc011a,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc011c,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc011e,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0120,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0122,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0124,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0126,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0128,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc012a,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc012c,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc012e,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR16r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0130,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR17r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0132,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR18r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0134,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR19r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0136,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR20r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0138,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR21r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc013a,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR22r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc013c,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR23r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc013e,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR24r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0140,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR25r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0142,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR26r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0144,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR27r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0146,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR28r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0148,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR29r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc014a,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR30r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc014c,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ADDR31r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc014e,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00d0,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00d2,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00d4,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00d6,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00d8,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00da,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00dc,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00de,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00e0,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00e2,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00e4,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00e6,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00e8,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00ea,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00ec,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00ee,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG16r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00f0,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG17r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00f2,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG18r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00f4,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG19r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00f6,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG20r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00f8,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG21r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00fa,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG22r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00fc,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG23r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc00fe,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG24r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0100,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG25r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0102,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG26r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0104,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG27r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0106,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG28r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0108,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG29r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc010a,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG30r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc010c,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_CONFIG31r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc010e,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ERROR0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0020,
        0,
        16,
        soc_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ERROR1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc001c,
        0,
        16,
        soc_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ERROR2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0018,
        0,
        16,
        soc_ECC_ERROR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ERROR3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0014,
        0,
        16,
        soc_ECC_ERROR3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ERROR0_MASKr */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0022,
        0,
        16,
        soc_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ERROR1_MASKr */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc001e,
        0,
        16,
        soc_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ERROR2_MASKr */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc001a,
        0,
        16,
        soc_ECC_ERROR2_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_ECC_ERROR3_MASKr */
        soc_block_list[100],
        soc_genreg,
        1,
        0xc0016,
        0,
        16,
        soc_ECC_ERROR3_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_FRM_LENGTHr */
        soc_block_list[228],
        soc_portreg,
        1,
        0x205,
        0,
        1,
        soc_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM53314_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x105,
        0,
        1,
        soc_FRM_LENGTH_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x10500,
        0,
        1,
        soc_FRM_LENGTH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10500,
        0,
        1,
        soc_FRM_LENGTH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10500,
        0,
        1,
        soc_UNIMAC0_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10500,
        0,
        1,
        soc_FRM_LENGTH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x105,
        0,
        1,
        soc_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM56334_A0r */
        soc_block_list[233],
        soc_portreg,
        1,
        0x205,
        0,
        1,
        soc_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x505,
        0,
        1,
        soc_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM56634_A0r */
        soc_block_list[230],
        soc_portreg,
        1,
        0x205,
        0,
        1,
        soc_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM56685_A0r */
        soc_block_list[232],
        soc_portreg,
        1,
        0x205,
        0,
        1,
        soc_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM56820_A0r */
        soc_block_list[229],
        soc_portreg,
        1,
        0x205,
        0,
        1,
        soc_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM56840_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x505,
        0,
        1,
        soc_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x505,
        0,
        1,
        soc_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM88230_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x205,
        0,
        1,
        soc_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10500,
        0,
        1,
        soc_FRM_LENGTH_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10500,
        0,
        1,
        soc_FRM_LENGTH_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10500,
        0,
        1,
        soc_FRM_LENGTH_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10500,
        0,
        1,
        soc_FRM_LENGTH_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10500,
        0,
        1,
        soc_FRM_LENGTH_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10500,
        0,
        1,
        soc_FRM_LENGTH_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10500,
        0,
        1,
        soc_FRM_LENGTH_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_FRM_LENGTH_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x505,
        0,
        1,
        soc_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FROM_REMOTE_CPU_DA0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e002100,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FROM_REMOTE_CPU_DA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FROM_REMOTE_CPU_DA1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e002200,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FROM_REMOTE_CPU_DA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FROM_REMOTE_CPU_DA0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52002100,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FROM_REMOTE_CPU_DA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FROM_REMOTE_CPU_DA1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52002200,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FROM_REMOTE_CPU_DA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FROM_REMOTE_CPU_ETHERTYPEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e002300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FROM_REMOTE_CPU_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FROM_REMOTE_CPU_ETHERTYPE_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52002300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FROM_REMOTE_CPU_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_FROM_REMOTE_CPU_SIGNATUREr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e002400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FROM_REMOTE_CPU_SIGNATUREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_FROM_REMOTE_CPU_SIGNATURE_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52002400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_FROM_REMOTE_CPU_SIGNATUREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRPRBPAT1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8010e,
        0,
        1,
        soc_FRPRBPAT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRPRBPAT2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8810e,
        0,
        1,
        soc_FRPRBPAT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRPRBSTAT1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80108,
        SOC_REG_FLAG_RO,
        3,
        soc_FRPRBSTAT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRPRBSTAT2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88108,
        SOC_REG_FLAG_RO,
        3,
        soc_FRPRBSTAT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRPRTSEL1_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8010a,
        0,
        1,
        soc_FRPRTSEL1_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRPRTSEL1_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8010c,
        0,
        1,
        soc_FRPRTSEL1_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRPRTSEL2_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8810a,
        0,
        1,
        soc_FRPRTSEL1_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_FRPRTSEL2_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8810c,
        0,
        1,
        soc_FRPRTSEL1_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80000,
        0,
        14,
        soc_FR_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x86004008, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80001,
        0,
        2,
        soc_FR_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80002,
        0,
        1,
        soc_FR_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80003,
        0,
        1,
        soc_FR_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG4r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80004,
        0,
        1,
        soc_FR_CONFIG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG5r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80005,
        0,
        1,
        soc_FR_CONFIG5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG6r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80006,
        0,
        1,
        soc_FR_CONFIG6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG7r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80007,
        0,
        3,
        soc_FR_CONFIG7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG8r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80008,
        0,
        1,
        soc_FR_CONFIG8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG9r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80009,
        0,
        1,
        soc_FR_CONFIG9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG10r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8000a,
        0,
        1,
        soc_FR_CONFIG10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG11r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8000b,
        0,
        1,
        soc_FR_CONFIG11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG12r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8000c,
        0,
        1,
        soc_FR_CONFIG12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG13r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8000d,
        0,
        1,
        soc_FR_CONFIG13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG14r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8000e,
        0,
        1,
        soc_FR_CONFIG14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG15r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8000f,
        0,
        1,
        soc_FR_CONFIG15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG16r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80010,
        0,
        1,
        soc_FR_CONFIG16r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_CONFIG17r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80011,
        0,
        2,
        soc_FR_CONFIG17r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_DEBUGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8004e,
        0,
        1,
        soc_FR_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ECC_DEBUGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8004f,
        0,
        4,
        soc_FR_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ECC_ERROR0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80037,
        0,
        10,
        soc_FR_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ECC_ERROR0_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80038,
        0,
        10,
        soc_FR_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ECC_STATUS0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8003d,
        0,
        4,
        soc_FR_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ECC_STATUS1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8003e,
        0,
        1,
        soc_FR_ECC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80025,
        0,
        1,
        soc_FR_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80027,
        0,
        1,
        soc_FR_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80029,
        0,
        1,
        soc_FR_ERROR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8002b,
        0,
        1,
        soc_FR_ERROR3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR4r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8002d,
        0,
        1,
        soc_FR_ERROR4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR5r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8002f,
        0,
        1,
        soc_FR_ERROR5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR6r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80031,
        0,
        1,
        soc_FR_ERROR6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR7r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80033,
        0,
        1,
        soc_FR_ERROR7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR8r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80035,
        0,
        12,
        soc_FR_ERROR8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR0_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80026,
        0,
        1,
        soc_FR_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR1_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80028,
        0,
        1,
        soc_FR_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR2_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8002a,
        0,
        1,
        soc_FR_ERROR2_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR3_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8002c,
        0,
        1,
        soc_FR_ERROR3_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR4_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8002e,
        0,
        1,
        soc_FR_ERROR4_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR5_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80030,
        0,
        1,
        soc_FR_ERROR5_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR6_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80032,
        0,
        1,
        soc_FR_ERROR6_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR7_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80034,
        0,
        1,
        soc_FR_ERROR7_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_ERROR8_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80036,
        0,
        12,
        soc_FR_ERROR8_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FLOW_CTL_GLOBALr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8001b,
        0,
        2,
        soc_FR_FLOW_CTL_GLOBALr_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FLOW_CTL_GLOBAL_CNTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80023,
        0,
        1,
        soc_FR_FLOW_CTL_GLOBAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FLOW_CTL_UNICASTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8001c,
        0,
        2,
        soc_FR_FLOW_CTL_UNICASTr_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FLOW_CTL_UNICAST_CNTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80024,
        0,
        1,
        soc_FR_FLOW_CTL_UNICAST_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FULL_STATUS_DEBUG0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80050,
        0,
        1,
        soc_FR_FULL_STATUS_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FULL_STATUS_DEBUG1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80051,
        0,
        1,
        soc_FR_FULL_STATUS_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FULL_STATUS_DEBUG2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80052,
        0,
        1,
        soc_FR_FULL_STATUS_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FULL_STATUS_DEBUG3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80053,
        0,
        1,
        soc_FR_FULL_STATUS_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FULL_STATUS_DEBUG4r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80054,
        0,
        1,
        soc_FR_FULL_STATUS_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FULL_STATUS_DEBUG5r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80055,
        0,
        1,
        soc_FR_FULL_STATUS_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FULL_STATUS_DEBUG6r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80056,
        0,
        1,
        soc_FR_FULL_STATUS_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FULL_STATUS_DEBUG7r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80057,
        0,
        1,
        soc_FR_FULL_STATUS_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_FULL_STATUS_DEBUG8r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80058,
        0,
        1,
        soc_FR_FULL_STATUS_DEBUG8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_MATRIX_OVERFLOW_STATUS0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80041,
        0,
        3,
        soc_FR_MATRIX_OVERFLOW_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_MATRIX_OVERFLOW_STATUS1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80042,
        0,
        3,
        soc_FR_MATRIX_OVERFLOW_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_PARTIAL_PKT_CNT_Ar */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8001d,
        0,
        1,
        soc_FR_PARTIAL_PKT_CNT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_PARTIAL_PKT_CNT_Br */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8001e,
        0,
        1,
        soc_FR_PARTIAL_PKT_CNT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_PKT_CNT_Ar */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80021,
        0,
        1,
        soc_FR_PKT_CNT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_PKT_CNT_Br */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80022,
        0,
        1,
        soc_FR_PKT_CNT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_RAM_TM0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8001a,
        0,
        4,
        soc_FR_RAM_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_SC0_LINK_EN_REMAP0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80012,
        0,
        6,
        soc_FR_SC0_LINK_EN_REMAP0r_fields,
        SOC_RESET_VAL_DEC(0x0a418820, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_SC0_LINK_EN_REMAP1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80013,
        0,
        6,
        soc_FR_SC0_LINK_EN_REMAP1r_fields,
        SOC_RESET_VAL_DEC(0x16a4a0e6, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_SC0_LINK_EN_REMAP2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80014,
        0,
        6,
        soc_FR_SC0_LINK_EN_REMAP2r_fields,
        SOC_RESET_VAL_DEC(0x2307b9ac, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_SC0_LINK_EN_REMAP3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80015,
        0,
        6,
        soc_FR_SC0_LINK_EN_REMAP3r_fields,
        SOC_RESET_VAL_DEC(0x2f6ad272, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_SC1_LINK_EN_REMAP0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80016,
        0,
        6,
        soc_FR_SC0_LINK_EN_REMAP0r_fields,
        SOC_RESET_VAL_DEC(0x0a418820, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_SC1_LINK_EN_REMAP1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80017,
        0,
        6,
        soc_FR_SC0_LINK_EN_REMAP1r_fields,
        SOC_RESET_VAL_DEC(0x16a4a0e6, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_SC1_LINK_EN_REMAP2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80018,
        0,
        6,
        soc_FR_SC0_LINK_EN_REMAP2r_fields,
        SOC_RESET_VAL_DEC(0x2307b9ac, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_SC1_LINK_EN_REMAP3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80019,
        0,
        6,
        soc_FR_SC0_LINK_EN_REMAP3r_fields,
        SOC_RESET_VAL_DEC(0x2f6ad272, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_SF_BUFFER_WATER_MARKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80043,
        0,
        2,
        soc_FR_SF_BUFFER_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_SKEW_STATUS0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8003f,
        0,
        3,
        soc_FR_SKEW_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_SKEW_STATUS1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80040,
        0,
        3,
        soc_FR_SKEW_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_STATUS0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80039,
        0,
        1,
        soc_FR_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_STATUS1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8003a,
        0,
        1,
        soc_FR_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_STATUS2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8003b,
        0,
        1,
        soc_FR_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_STATUS3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8003c,
        0,
        1,
        soc_FR_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_TRACE_IF_CAPT_0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8004a,
        0,
        5,
        soc_FR_TRACE_IF_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_TRACE_IF_CAPT_1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8004b,
        0,
        5,
        soc_FR_TRACE_IF_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_TRACE_IF_CAPT_2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8004c,
        0,
        5,
        soc_FR_TRACE_IF_CAPT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_TRACE_IF_CAPT_3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8004d,
        0,
        5,
        soc_FR_TRACE_IF_CAPT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_TRACE_IF_CONTROLr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80044,
        0,
        2,
        soc_FR_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_TRACE_IF_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80045,
        0,
        4,
        soc_FR_TRACE_IF_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_TRACE_IF_FIELD_MASK0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80046,
        0,
        5,
        soc_FR_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_TRACE_IF_FIELD_VALUE0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80047,
        0,
        5,
        soc_FR_TRACE_IF_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_TRACE_IF_STATUSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80048,
        0,
        1,
        soc_EB_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_TRACE_IF_STATUS_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80049,
        0,
        1,
        soc_EB_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_TS_TEST_CNT_Ar */
        soc_block_list[22],
        soc_genreg,
        1,
        0x8001f,
        0,
        1,
        soc_FR_TS_TEST_CNT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_FR_TS_TEST_CNT_Br */
        soc_block_list[22],
        soc_genreg,
        1,
        0x80020,
        0,
        1,
        soc_FR_TS_TEST_CNT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_AUTO_DOC_NAME_2r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_CCS_REG_014Br_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_AUTO_DOC_NAME_2_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_FSRD_AUTO_DOC_NAME_2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_ECC_1B_ERR_CNTr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_ECC_1B_ERR_CNT_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_1B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_ECC_1B_ERR_CNT_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_1B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_ECC_1B_ERR_CNT_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_ECC_1B_ERR_CNT_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_ECC_2B_ERR_CNTr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_ECC_2B_ERR_CNT_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_2B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_ECC_2B_ERR_CNT_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_FSRD_ECC_2B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_ECC_2B_ERR_CNT_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_ECC_2B_ERR_CNT_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_INITIATEr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_INITIATE_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_INITIATE_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_INITIATE_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_INITIATE_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_INITIATE_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_INITIATE_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_INITIATE_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_BRDC_CCH_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_INITIATE_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_INITIATE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_BRDC_CCH_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_FSRD_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_INITIATEr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_INITIATE_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_INITIATE_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_INITIATE_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_INITIATE_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_INITIATE_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_INITIATE_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_INITIATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_INITIATE_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_BRDC_CCH_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_INITIATE_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_INITIATE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_BRDC_CCH_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_FSRD_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTERr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_DCH_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_DCH_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CCS_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_MASK_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CCS_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FSRD_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CCS_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_ECC_INTERRUPT_REGISTER_TEST_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CCS_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_DCL_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_DCL_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_ERROR_INITIATION_DATAr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FSRD_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_ERROR_INITIATION_DATA_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FSRD_ERROR_INITIATION_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_ERROR_INITIATION_DATA_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FSRD_ERROR_INITIATION_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_ERROR_INITIATION_DATA_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FSRD_ERROR_INITIATION_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_ERROR_INITIATION_DATA_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FSRD_ERROR_INITIATION_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_ERROR_INITIATION_DATA_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FSRD_ERROR_INITIATION_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_ERROR_INITIATION_DATA_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_FSRD_ERROR_INITIATION_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_ERROR_INITIATION_DATA_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CCS_ERROR_INITIATION_DATA_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_ERROR_INITIATION_DATA_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CCS_ERROR_INITIATION_DATA_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_FSRD_REGISTER_0r */
        soc_block_list[74],
        soc_genreg,
        8,
        0x115,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FSRD_FSRD_REGISTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_GENERAL_CONFIGURTIONr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x130,
        0,
        1,
        soc_FSRD_GENERAL_CONFIGURTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_GENERAL_CONFIGURTION_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x130,
        0,
        1,
        soc_FSRD_GENERAL_CONFIGURTION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_GENERAL_CONFIGURTION_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x130,
        0,
        1,
        soc_FSRD_GENERAL_CONFIGURTION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_GENERAL_CONFIGURTION_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x130,
        0,
        1,
        soc_FSRD_GENERAL_CONFIGURTION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_GENERAL_CONFIGURTION_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x130,
        0,
        1,
        soc_FSRD_GENERAL_CONFIGURTION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_GENERAL_CONFIGURTION_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x130,
        0,
        1,
        soc_FSRD_GENERAL_CONFIGURTION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_GENERAL_CONFIGURTION_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x130,
        0,
        1,
        soc_FSRD_GENERAL_CONFIGURTION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_GLOBAL_MEM_OPTIONSr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FSRD_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_GLOBAL_MEM_OPTIONS_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FSRD_GLOBAL_MEM_OPTIONS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FSRD_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FSRD_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FSRD_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_FSRD_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_GLOBAL_MEM_OPTIONS_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_FSRD_GLOBAL_MEM_OPTIONS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_GLOBAL_MEM_OPTIONS_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_BRDC_QRH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_GLOBAL_MEM_OPTIONS_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xc0,
        0,
        3,
        soc_DCH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_CONFIGURATIONr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FSRD_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_CONFIGURATION_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FSRD_GTIMER_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FSRD_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FSRD_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FSRD_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_FSRD_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_CONFIGURATION_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_FSRD_GTIMER_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_CONFIGURATION_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_BRDC_CCH_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_CONFIGURATION_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CCS_GTIMER_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_CYCLEr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_BRDC_CCH_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_CYCLE_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_FSRD_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_TRIGGERr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_TRIGGER_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_GTIMER_TRIGGER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_GTIMER_TRIGGER_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_CCS_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMANDr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FSRD_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FSRD_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FSRD_INDIRECT_COMMAND_ADDRESS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x41,
        0,
        2,
        soc_ECI_INDIRECT_COMMAND_ADDRESS_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_DCL_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_DCL_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FSRD_INDIRECT_COMMAND_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FSRD_INDIRECT_COMMAND_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FSRD_INDIRECT_COMMAND_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FSRD_INDIRECT_COMMAND_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FSRD_INDIRECT_COMMAND_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FSRD_INDIRECT_COMMAND_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FSRD_INDIRECT_COMMAND_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FSRD_INDIRECT_COMMAND_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FSRD_INDIRECT_COMMAND_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_FSRD_INDIRECT_COMMAND_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x40,
        0,
        5,
        soc_ECI_INDIRECT_COMMAND_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_DCL_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_DCL_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x42,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ECI_INDIRECT_COMMAND_DATA_INCREMENT_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_DCL_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_DCL_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FSRD_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INDIRECT_COMMAND_RD_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x30,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_INDIRECT_COMMAND_RD_DATA_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_DCL_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_DCL_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FSRD_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_DCL_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WIDE_MEM_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_DCL_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_WR_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_INDIRECT_COMMAND_WR_DATA_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_DCL_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_DCL_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FSRD_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_FORCE_BUBBLE_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FSRD_INDIRECT_FORCE_BUBBLE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_FORCE_BUBBLE_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FSRD_INDIRECT_FORCE_BUBBLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_FORCE_BUBBLE_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FSRD_INDIRECT_FORCE_BUBBLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_INDIRECT_FORCE_BUBBLE_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FSRD_INDIRECT_FORCE_BUBBLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_FORCE_BUBBLE_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FSRD_INDIRECT_FORCE_BUBBLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_FORCE_BUBBLE_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_FSRD_INDIRECT_FORCE_BUBBLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_FORCE_BUBBLE_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_DCL_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_FORCE_BUBBLE_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_DCL_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_INDIRECT_WR_MASKr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x40,
        0,
        1,
        soc_BRDC_DCML_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTERr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        3,
        soc_FSRD_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        4,
        soc_FSRD_INTERRUPT_MASK_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        3,
        soc_FSRD_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        4,
        soc_FSRD_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        4,
        soc_FSRD_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        3,
        soc_FSRD_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        3,
        soc_FSRD_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        4,
        soc_FSRD_INTERRUPT_MASK_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        4,
        soc_FSRD_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        4,
        soc_FSRD_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_FSRD_INTERRUPT_MASK_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        4,
        soc_FSRD_INTERRUPT_MASK_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        1,
        soc_BRDC_CCH_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_MASK_REGISTER_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10,
        0,
        4,
        soc_FSRD_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTERr */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FSRD_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_INTERRUPT_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_BRDC_FSRD_INTERRUPT_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_BRDC_FSRD_INTERRUPT_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TESTr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FSRD_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INTERRUPT_REGISTER_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FSRD_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FSRD_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FSRD_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FSRD_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FSRD_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_FSRD_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TEST_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_CCS_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_INTERRUPT_REGISTER_TEST_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_CCS_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_OUTPUT_DROP_COUNTERr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_RO,
        2,
        soc_FSRD_OUTPUT_DROP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_OUTPUT_DROP_COUNTER_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_RO,
        2,
        soc_FSRD_OUTPUT_DROP_COUNTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_OUTPUT_DROP_COUNTER_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_RO,
        2,
        soc_FSRD_OUTPUT_DROP_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_OUTPUT_DROP_COUNTER_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_RO,
        2,
        soc_FSRD_OUTPUT_DROP_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_OUTPUT_DROP_COUNTER_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_RO,
        2,
        soc_FSRD_OUTPUT_DROP_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_OUTPUT_DROP_COUNTER_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_RO,
        2,
        soc_FSRD_OUTPUT_DROP_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_OUTPUT_DROP_COUNTER_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_FSRD_OUTPUT_DROP_COUNTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_1r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_2r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_3r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_4r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_5r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbf,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_PCMI_0_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FSRD_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_0_Sr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_PCMI_0_S_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_0_Tr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_PCMI_0_T_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FSRD_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_PCMI_1_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FSRD_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_1_Sr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_PCMI_1_S_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_1_Tr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_PCMI_1_T_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FSRD_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_PCMI_2_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FSRD_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_2_Sr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_PCMI_2_S_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_2_Tr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_PCMI_2_T_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FSRD_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_PCMI_3_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_FSRD_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_3_Sr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_PCMI_3_S_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_3_Tr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_PCMI_3_T_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_FSRD_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_4_Sr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_4_Tr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_5_Sr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xc0,
        SOC_REG_FLAG_RO,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_PCMI_5_Tr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xc1,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTERr */
        soc_block_list[74],
        soc_genreg,
        3,
        0x11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x101,
        0,
        1,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        4,
        0x11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_B0r */
        soc_block_list[74],
        soc_genreg,
        4,
        0x11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x101,
        0,
        5,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTERr */
        soc_block_list[74],
        soc_genreg,
        3,
        0x1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_QUAD_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        4,
        0x1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TESTr */
        soc_block_list[74],
        soc_genreg,
        3,
        0x1b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x1b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x1b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x1b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_0050r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x50,
        0,
        1,
        soc_ECI_REG_0050r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_0051r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x51,
        0,
        1,
        soc_ECI_REG_0051r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_0052r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x52,
        0,
        1,
        soc_ECI_REG_0052r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_0053r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x53,
        0,
        1,
        soc_ECI_REG_0053r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_0054r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x54,
        0,
        2,
        soc_DRCA_REG_0085_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_0058r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x58,
        0,
        1,
        soc_BRDC_FSRD_REG_0058r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_0084r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        2,
        soc_FSRD_REG_0084r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_0087r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0087r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_0090r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_0091r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_0092r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_0170r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_REG_0170r_fields,
        SOC_RESET_VAL_DEC(0x00408102, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_0084_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        2,
        soc_FSRD_REG_0084_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_0084_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        2,
        soc_FSRD_REG_0084_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_0084_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x84,
        0,
        2,
        soc_FSRD_REG_0084_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_0087_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0087_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_0087_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0087_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_0087_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0087_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_0090_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0090_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_0090_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0090_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_0090_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0090_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_0091_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0091_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_0091_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0091_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_0091_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0091_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_0092_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0092_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_0092_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0092_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_0092_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_REG_0092_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_00B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FSRD_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_00B1r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_00B2r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        1,
        soc_FSRD_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_00B3r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_00B4r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        0,
        1,
        soc_FSRD_REG_00B4r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_00B5r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_REG_00B5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_00B6r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FSRD_REG_00B6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_REG_00B7r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_REG_00B7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_00B0_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FSRD_REG_00B0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_00B0_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FSRD_REG_00B0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_00B0_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FSRD_REG_00B0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_00B1_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_REG_00B1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_00B1_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_REG_00B1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_00B1_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_REG_00B1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_00B2_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        1,
        soc_FSRD_REG_00B2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_00B2_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        1,
        soc_FSRD_REG_00B2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_00B2_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        1,
        soc_FSRD_REG_00B2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_00B3_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_REG_00B3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_00B3_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_REG_00B3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_00B3_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_REG_00B3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_00B4_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        0,
        1,
        soc_FSRD_REG_00B4_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_00B4_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        0,
        1,
        soc_FSRD_REG_00B4_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_00B4_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        0,
        1,
        soc_FSRD_REG_00B4_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_00B5_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_REG_00B5_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_00B5_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_REG_00B5_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_00B5_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_REG_00B5_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_00B6_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FSRD_REG_00B6_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_00B6_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FSRD_REG_00B6_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_00B6_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FSRD_REG_00B6_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_00B7_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_REG_00B7_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_00B7_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_REG_00B7_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_00B7_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        1,
        soc_FSRD_REG_00B7_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_REG_0170_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_REG_0170_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00408102, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_REG_0170_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_REG_0170_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00408102, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_REG_017Br */
        soc_block_list[74],
        soc_genreg,
        3,
        0x17b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_REG_017Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_REG_017B_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x17b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_REG_017B_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_REG_017B_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x17b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_REG_017B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_REG_017B_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x17b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_REG_017B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_REG_017B_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x17b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_REG_017B_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_REG_017B_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x17b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_REG_017B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_REG_017B_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x17b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_REG_017B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_REG_017B_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x17b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_REG_017B_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_01E9r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1e9,
        0,
        3,
        soc_CCS_REG_01F6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_01EAr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1ea,
        0,
        1,
        soc_DRCA_REG_00B2_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_01EBr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1eb,
        0,
        1,
        soc_CCS_REG_01F8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_01ECr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1ec,
        0,
        1,
        soc_DRCA_REG_00B4_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_01EDr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1ed,
        0,
        3,
        soc_CCS_REG_01F6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_01EEr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1ee,
        0,
        1,
        soc_DRCA_REG_00B2_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_01EFr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1ef,
        0,
        1,
        soc_CCS_REG_01F8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_01F0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f0,
        0,
        1,
        soc_DRCA_REG_00B4_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_01F1r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f1,
        0,
        3,
        soc_CCS_REG_01F6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_01F2r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f2,
        0,
        1,
        soc_DRCA_REG_00B2_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_01F3r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1f3,
        0,
        1,
        soc_CCS_REG_01F8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_REG_1E8r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x1e8,
        0,
        1,
        soc_DRCA_REG_00B4_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MIRROR_ADDRr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FSRD_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MIRROR_ADDR_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FSRD_RESERVED_MIRROR_ADDR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MIRROR_ADDR_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FSRD_RESERVED_MIRROR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_MIRROR_ADDR_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FSRD_RESERVED_MIRROR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_MIRROR_ADDR_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FSRD_RESERVED_MIRROR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MIRROR_ADDR_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FSRD_RESERVED_MIRROR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MIRROR_ADDR_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_FSRD_RESERVED_MIRROR_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MIRROR_ADDR_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CCS_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MIRROR_ADDR_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CCS_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCDr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FSRD_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCD_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FSRD_RESERVED_MTCD_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FSRD_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FSRD_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FSRD_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FSRD_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCD_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_FSRD_RESERVED_MTCD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCD_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_BRDC_CCH_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCPr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FSRD_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCP_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FSRD_RESERVED_MTCP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FSRD_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FSRD_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FSRD_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FSRD_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCP_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_FSRD_RESERVED_MTCP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCP_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_BRDC_CCH_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_MTCP_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        18,
        soc_CCS_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_4r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_Sr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_S_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_0_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_S_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_0_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_S_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_0_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_S_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_0_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_S_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_0_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_S_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_Tr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_T_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_0_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_T_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_0_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_T_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_0_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_T_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_0_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_T_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_0_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_0_T_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_Sr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_S_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_1_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_S_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_1_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_S_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_1_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_S_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_1_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_S_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_1_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_S_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_Tr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_T_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_1_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_T_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_1_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_T_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_1_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_T_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_1_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_T_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_1_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_1_T_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_Sr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_S_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_2_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_S_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_2_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_S_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_2_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_S_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_2_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_S_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_2_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_S_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_Tr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_T_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_2_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_T_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_2_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_T_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_2_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_T_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_2_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_T_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_2_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_2_T_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_4_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_FSRD_RESERVED_PCMI_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_Sr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_4_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_S_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_4_S_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_S_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_4_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_S_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_4_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_S_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_4_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_S_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RESERVED_PCMI_4_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_S_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_Tr */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_4_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_T_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_4_T_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_T_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_4_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_T_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_4_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_T_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_4_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_T_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_FSRD_RESERVED_PCMI_4_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_PCMI_4_T_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_1r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_2r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_3r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_0_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_0_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_0_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_0_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_0_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_0_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_0_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CCS_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_0_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CCS_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_1_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_1_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_1_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_1_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_1_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_1_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_1_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CCS_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_1_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CCS_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_2_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_2_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_2_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_2_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_2_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_2_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_2_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CCS_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_2_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CCS_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_3_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_3_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_FSRD_RESERVED_SPARE_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_3_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CCS_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RESERVED_SPARE_3_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CCS_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_CONFIGr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x202,
        0,
        8,
        soc_FSRD_RES_CAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_CONFIG_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x202,
        0,
        8,
        soc_FSRD_RES_CAL_CONFIG_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_CONFIG_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x202,
        0,
        8,
        soc_FSRD_RES_CAL_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RES_CAL_CONFIG_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x202,
        0,
        8,
        soc_FSRD_RES_CAL_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RES_CAL_CONFIG_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x202,
        0,
        8,
        soc_FSRD_RES_CAL_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_CONFIG_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x202,
        0,
        8,
        soc_FSRD_RES_CAL_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_CONFIG_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FSRD_RES_CAL_CONFIG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_CONFIG_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_FSRD_RES_CAL_CONFIG_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_CONFIG_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x202,
        0,
        8,
        soc_FSRD_RES_CAL_CONFIG_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_CPU_OVERRIDE_REGISTERr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x282,
        0,
        6,
        soc_FSRD_RES_CAL_CPU_OVERRIDE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STATUSr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x283,
        SOC_REG_FLAG_RO,
        3,
        soc_FSRD_RES_CAL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STATUS_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FSRD_RES_CAL_STATUS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STATUS_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FSRD_RES_CAL_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STATUS_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FSRD_RES_CAL_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STATUS_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FSRD_RES_CAL_STATUS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STATUS_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FSRD_RES_CAL_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STATUS_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_FSRD_RES_CAL_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STATUS_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_FSRD_RES_CAL_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STATUS_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_BRDC_FSRD_RES_CAL_STATUS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STATUS_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_BRDC_FSRD_RES_CAL_STATUS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STICKY_CONFIGr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FSRD_RES_CAL_STICKY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STICKY_CONFIG_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FSRD_RES_CAL_STICKY_CONFIG_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STICKY_CONFIG_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FSRD_RES_CAL_STICKY_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STICKY_CONFIG_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FSRD_RES_CAL_STICKY_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STICKY_CONFIG_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FSRD_RES_CAL_STICKY_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STICKY_CONFIG_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FSRD_RES_CAL_STICKY_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STICKY_CONFIG_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FSRD_RES_CAL_STICKY_CONFIG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STICKY_CONFIG_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FSRD_RES_CAL_STICKY_CONFIG_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_RES_CAL_STICKY_CONFIG_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_FSRD_RES_CAL_STICKY_CONFIG_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_IDr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000003e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FSRD_SBUS_BROADCAST_ID_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_SBUS_BROADCAST_ID_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FSRD_SBUS_BROADCAST_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FSRD_SBUS_BROADCAST_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000004c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_SBUS_BROADCAST_ID_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_SBUS_BROADCAST_ID_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_FSRD_SBUS_BROADCAST_ID_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_FSRD_SBUS_BROADCAST_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000004c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FSRD_SBUS_BROADCAST_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FSRD_SBUS_BROADCAST_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x55,
        0,
        1,
        soc_BRDC_FSRD_SBUS_BROADCAST_ID_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_DCMC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_SBUS_BROADCAST_ID_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_FSRD_SBUS_BROADCAST_ID_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_SBUS_LAST_IN_CHAINr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FSRD_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_SBUS_LAST_IN_CHAIN_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FSRD_SBUS_LAST_IN_CHAIN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_SBUS_LAST_IN_CHAIN_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FSRD_SBUS_LAST_IN_CHAIN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_SBUS_LAST_IN_CHAIN_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FSRD_SBUS_LAST_IN_CHAIN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_SBUS_LAST_IN_CHAIN_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FSRD_SBUS_LAST_IN_CHAIN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_SBUS_LAST_IN_CHAIN_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FSRD_SBUS_LAST_IN_CHAIN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_SBUS_LAST_IN_CHAIN_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_FSRD_SBUS_LAST_IN_CHAIN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_SBUS_LAST_IN_CHAIN_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CCS_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_SBUS_LAST_IN_CHAIN_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CCS_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_SPARE_REGISTER_3r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_SPARE_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_SPARE_REGISTER_3_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_SPARE_REGISTER_3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_SPARE_REGISTER_3_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_SPARE_REGISTER_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_SPARE_REGISTER_3_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_FSRD_SPARE_REGISTER_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_FSRD_SPARE_REGISTER_3_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x53,
        0,
        1,
        soc_BRDC_FSRD_SPARE_REGISTER_3_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_SRD_CTRLr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        13,
        soc_FSRD_SRD_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_SRD_CTRL_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS,
        14,
        soc_FSRD_SRD_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_SRD_LN_MODEr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_ABOVE_64_BITS,
        16,
        soc_FSRD_SRD_LN_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_SRD_LN_MODE_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        16,
        soc_FSRD_SRD_LN_MODE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_SRD_LN_OSRr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_FSRD_SRD_LN_OSRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_SRD_LN_OSR_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_FSRD_SRD_LN_OSR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_SRD_LN_PAMr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_FSRD_SRD_LN_PAMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_SRD_LN_PAM_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_FSRD_SRD_LN_PAM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_SRD_PLL_0_CTRLr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x105,
        0,
        8,
        soc_FSRD_SRD_PLL_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_SRD_PLL_0_CTRL_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x106,
        0,
        8,
        soc_FSRD_SRD_PLL_0_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_SRD_PLL_1_CTRLr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x106,
        0,
        8,
        soc_FSRD_SRD_PLL_1_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_SRD_PLL_1_CTRL_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x107,
        0,
        8,
        soc_FSRD_SRD_PLL_1_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_CTRLr */
        soc_block_list[74],
        soc_genreg,
        3,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        12,
        soc_FSRD_SRD_QUAD_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00047e03, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_CTRL_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x150,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FSRD_SRD_QUAD_CTRL_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fc0003, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_CTRL_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_FSRD_SRD_QUAD_CTRL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000ff001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_CTRL_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x150,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FSRD_SRD_QUAD_CTRL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fc0003, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_CTRL_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x150,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FSRD_SRD_QUAD_CTRL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x03fc0003, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_CTRL_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        12,
        soc_FSRD_SRD_QUAD_CTRL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00047e03, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_CTRL_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        12,
        soc_FSRD_SRD_QUAD_CTRL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00047e03, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_CTRL_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x150,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FSRD_SRD_QUAD_CTRL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fc0003, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_CTRL_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x150,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FSRD_SRD_QUAD_CTRL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x03fc0003, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_CTRL_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x150,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FSRD_SRD_QUAD_CTRL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fc0003, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_CTRL_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        4,
        0x60,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        12,
        soc_FSRD_SRD_QUAD_CTRL_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00047e03, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_CTRL_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x150,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FSRD_SRD_QUAD_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fc0003, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPSr */
        soc_block_list[74],
        soc_genreg,
        4,
        0x70,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPSr_fields,
        SOC_RESET_VAL_DEC(0x00408102, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_LN_STRAPSr */
        soc_block_list[74],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_LN_STRAPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_LN_STRAPS_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_LN_STRAPS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_LN_STRAPS_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_LN_STRAPS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_LN_STRAPS_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_LN_STRAPS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_LN_STRAPS_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_LN_STRAPS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_LN_STRAPS_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_LN_STRAPS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_LN_STRAPS_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_LN_STRAPS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_LN_STRAPS_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_LN_STRAPS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_STATUSr */
        soc_block_list[74],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_STATUS_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_STATUS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_STATUS_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_STATUS_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_STATUS_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_STATUS_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_STATUS_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_STATUS_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_STATUS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_STATUS_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_STATUS_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_STATUS_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        4,
        0x78,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FSRD_SRD_QUAD_STATUS_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_SRD_QUAD_STATUS_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FSRD_SRD_QUAD_STATUS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_SRD_STATUSr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_RO,
        5,
        soc_BRDC_FSRD_SRD_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_SRD_STATUS_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_RO,
        5,
        soc_FSRD_SRD_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_SYNC_E_SELECTr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x206,
        0,
        4,
        soc_FSRD_SYNC_E_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x0000a510, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_SYNC_E_SELECT_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x206,
        0,
        4,
        soc_FSRD_SYNC_E_SELECT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000a510, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_SYNC_E_SELECT_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x206,
        0,
        4,
        soc_FSRD_SYNC_E_SELECT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000a510, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_SYNC_E_SELECT_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x206,
        0,
        4,
        soc_FSRD_SYNC_E_SELECT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000a510, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_SYNC_E_SELECT_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x206,
        0,
        4,
        soc_FSRD_SYNC_E_SELECT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000a510, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_SYNC_E_SELECT_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x206,
        0,
        4,
        soc_FSRD_SYNC_E_SELECT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000a510, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_SYNC_E_SELECT_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x113,
        0,
        4,
        soc_FSRD_SYNC_E_SELECT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000a510, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_SYNC_E_SELECT_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x112,
        0,
        4,
        soc_FSRD_SYNC_E_SELECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000a510, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_SYNC_E_SELECT_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x206,
        0,
        4,
        soc_FSRD_SYNC_E_SELECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000a510, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_TX_ILKN_CREDITr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x114,
        0,
        2,
        soc_FSRD_TX_ILKN_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESSr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x180,
        0,
        6,
        soc_FSRD_WC_UC_MEM_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x200,
        0,
        2,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x280,
        0,
        6,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x200,
        0,
        2,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x200,
        0,
        2,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x180,
        0,
        6,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x180,
        0,
        6,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x200,
        0,
        2,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x200,
        0,
        2,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x200,
        0,
        2,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM88690_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x80,
        0,
        6,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM88790_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x10b,
        0,
        1,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_ACCESS_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x200,
        0,
        2,
        soc_FSRD_WC_UC_MEM_ACCESS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_MASK_BITMAPr */
        soc_block_list[74],
        soc_genreg,
        1,
        0x181,
        0,
        1,
        soc_FSRD_WC_UC_MEM_MASK_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_MASK_BITMAP_BCM8206_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x201,
        0,
        1,
        soc_FSRD_WC_UC_MEM_MASK_BITMAP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88202_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x281,
        0,
        1,
        soc_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88375_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x201,
        0,
        1,
        soc_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88375_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x201,
        0,
        1,
        soc_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88650_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x181,
        0,
        1,
        soc_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88660_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x181,
        0,
        1,
        soc_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88675_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x201,
        0,
        1,
        soc_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88675_B0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x201,
        0,
        1,
        soc_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88680_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x201,
        0,
        1,
        soc_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88750_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x81,
        0,
        1,
        soc_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88950_A0r */
        soc_block_list[74],
        soc_genreg,
        1,
        0x201,
        0,
        1,
        soc_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_ACTION_INHIBITEDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004d00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_AGE_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004100,
        0,
        2,
        soc_FT_AGE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_CMDWAIT_TIMEOUTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004500,
        0,
        1,
        soc_FT_CMDWAIT_TIMEOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_CNTR_FIFO_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a005900,
        0,
        4,
        soc_FT_CNTR_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_CNTR_RAM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011300,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_CNTR_SER_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a011200,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004200,
        0,
        13,
        soc_FT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x871e8400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_CTR_POOLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32005400,
        0,
        8,
        soc_FT_CTR_POOLr_fields,
        SOC_RESET_VAL_DEC(0x33221100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_FT_CTR_POOL_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32005400,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_FT_CTR_POOL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x11001100, 0x33223322)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_CURRENT_TIMEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32005000,
        0,
        1,
        soc_EGR_IPFIX_CURRENT_TIME_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_EVENT_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004f00,
        0,
        3,
        soc_FT_EVENT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_EXPORT_FIFO_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32005300,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_COUNTER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_EXPORT_FIFO_READ_PTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32005100,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_READ_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_EXPORT_FIFO_WRITE_PTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32005200,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_READ_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_FLOWS_CREATEDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004800,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_FLOWS_MISSED_TCPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004900,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_FLOWS_MISSED_UDPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004a00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_HASH_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004000,
        0,
        2,
        soc_EGR_IPFIX_HASH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_HOLDWAIT_TIMEOUTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004400,
        0,
        2,
        soc_FT_HOLDWAIT_TIMEOUTr_fields,
        SOC_RESET_VAL_DEC(0x01000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_IN_USEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004700,
        0,
        2,
        soc_FT_IN_USEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_L4_INVALIDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32005500,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_L4_PORTS_EXCLUDEDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32005600,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_NEW_TIMEOUTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004300,
        0,
        2,
        soc_FT_NEW_TIMEOUTr_fields,
        SOC_RESET_VAL_DEC(0x00400400, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_NO_COMMANDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004b00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_PDA_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32018200,
        0,
        8,
        soc_FT_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_POLICY_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012a00,
        0,
        1,
        soc_FT_POLICY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_FT_POLICY_TM_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32012600,
        0,
        1,
        soc_FT_POLICY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_RAM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32018100,
        0,
        2,
        soc_FT_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_REFRESH_CFGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004600,
        0,
        2,
        soc_FT_REFRESH_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_RESULT_DA_LSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa005100,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_RESULT_DA_MSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa005000,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_RESULT_EXT_PORTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa005300,
        0,
        4,
        soc_FT_RESULT_EXT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_RESULT_LENGTH_TYPEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa005200,
        0,
        2,
        soc_FT_RESULT_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_SER_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32018000,
        0,
        4,
        soc_FT_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_SYN_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004e00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_FT_UPDATE_ERRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32004c00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_FUNCTIONAL_REFRESH_ENr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2140400,
        0,
        3,
        soc_FUNCTIONAL_REFRESH_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_FUNCTIONAL_REFRESH_EN_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2140400,
        0,
        5,
        soc_FUNCTIONAL_REFRESH_EN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_FUNCTIONAL_REFRESH_EN_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x20d4e00,
        0,
        5,
        soc_FUNCTIONAL_REFRESH_EN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FUSE_REGS_FP_TCAM0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080220,
        0,
        1,
        soc_FUSE_REGS_FP_TCAM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FUSE_REGS_ING_L3_NEXT_HOP_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080204,
        0,
        1,
        soc_FUSE_REGS_ING_L3_NEXT_HOP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FUSE_REGS_L2_ENTRY_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080213,
        0,
        1,
        soc_FUSE_REGS_L2_ENTRY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FUSE_REGS_L2_ENTRY_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080214,
        0,
        1,
        soc_FUSE_REGS_L2_ENTRY_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_FUSE_REGS_VLAN_MAC_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c14,
        0,
        1,
        soc_FUSE_REGS_VLAN_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

