<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\matt\Documents\FPGA\vid80-4a\impl\gwsynthesis\vid80.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\matt\Documents\FPGA\vid80-4a\src\nano-9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jul 08 20:17:42 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2131</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1021</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>10</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>121</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>n842_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n842_s2/F </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>n842_6</td>
<td>50.000(MHz)</td>
<td>76.505(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>126.000(MHz)</td>
<td>130.232(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>42.126(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_in!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n842_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n842_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.571</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_6_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>7.330</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.571</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_7_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>7.330</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.071</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_4/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>7.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.990</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_5_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>6.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.979</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_9/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>6.964</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.712</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_2_s0/RESET</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>6.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.478</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_8/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>6.463</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.418</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_5/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>6.403</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.315</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_7/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>6.300</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.307</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_8_s0/SET</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>6.423</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.283</td>
<td>mode80_s0/Q</td>
<td>vcnt_in_4_s1/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>6.042</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.267</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_3/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>6.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.266</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_6/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>6.251</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.187</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_2/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>6.172</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.023</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_0/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>6.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.817</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_1/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>5.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.556</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_9_s0/SET</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>5.672</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.556</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_10_s0/SET</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>5.672</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.514</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_7/ADA[13]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>5.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.514</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_6/ADA[13]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>5.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.484</td>
<td>mode80_s0/Q</td>
<td>vcnt_in_3_s1/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>5.243</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.464</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_2/ADA[13]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>5.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.417</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_9/ADA[9]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>5.533</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.361</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_8/ADA[13]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>5.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.355</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_9/ADA[8]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n842_6:[R]</td>
<td>0.317</td>
<td>-0.872</td>
<td>5.471</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.256</td>
<td>mode80_s0/Q</td>
<td>nco_0_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.238</td>
<td>1.525</td>
</tr>
<tr>
<td>2</td>
<td>0.256</td>
<td>mode80_s0/Q</td>
<td>nco_2_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.238</td>
<td>1.525</td>
</tr>
<tr>
<td>3</td>
<td>0.558</td>
<td>nco_31_s0/Q</td>
<td>hcnt_2_s0/CE</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>4</td>
<td>0.558</td>
<td>nco_31_s0/Q</td>
<td>hcnt_3_s0/CE</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>5</td>
<td>0.590</td>
<td>mode80_s0/Q</td>
<td>nco_1_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.238</td>
<td>1.859</td>
</tr>
<tr>
<td>6</td>
<td>0.590</td>
<td>mode80_s0/Q</td>
<td>nco_3_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.238</td>
<td>1.859</td>
</tr>
<tr>
<td>7</td>
<td>0.591</td>
<td>phserr_rdy_0_s0/Q</td>
<td>phserr_int_12_s0/CE</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>8</td>
<td>0.591</td>
<td>phserr_rdy_0_s0/Q</td>
<td>phserr_int_13_s0/CE</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>9</td>
<td>0.591</td>
<td>phserr_rdy_0_s0/Q</td>
<td>phserr_int_14_s0/CE</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>10</td>
<td>0.591</td>
<td>phserr_rdy_0_s0/Q</td>
<td>phserr_int_15_s0/CE</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>11</td>
<td>0.621</td>
<td>mode80_s0/Q</td>
<td>nco_4_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.238</td>
<td>1.890</td>
</tr>
<tr>
<td>12</td>
<td>0.652</td>
<td>mode80_s0/Q</td>
<td>nco_5_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.238</td>
<td>1.921</td>
</tr>
<tr>
<td>13</td>
<td>0.683</td>
<td>mode80_s0/Q</td>
<td>nco_6_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.238</td>
<td>1.952</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>hcnt_4_s0/Q</td>
<td>hcnt_4_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>mode_hsync_cnt_0_s0/Q</td>
<td>mode_hsync_cnt_0_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>hcnt_in_2_s0/Q</td>
<td>hcnt_in_2_s0/D</td>
<td>n842_6:[R]</td>
<td>n842_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>hcnt_1_s0/Q</td>
<td>hcnt_1_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>hcnt_3_s0/Q</td>
<td>hcnt_3_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>hcnt_6_s0/Q</td>
<td>hcnt_6_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>vcnt_in_4_s1/Q</td>
<td>vcnt_in_4_s1/D</td>
<td>n842_6:[R]</td>
<td>n842_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>vcnt_in_7_s0/Q</td>
<td>vcnt_in_7_s0/D</td>
<td>n842_6:[R]</td>
<td>n842_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>vcnt_in_8_s0/Q</td>
<td>vcnt_in_8_s0/D</td>
<td>n842_6:[R]</td>
<td>n842_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>hcnt_in_7_s0/Q</td>
<td>hcnt_in_7_s0/D</td>
<td>n842_6:[R]</td>
<td>n842_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>hcnt_5_s0/Q</td>
<td>hcnt_5_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hsync_in_dly_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_31_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_23_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_19_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_17_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_16_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.209</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>n967_s4/I0</td>
</tr>
<tr>
<td>43.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n967_s4/F</td>
</tr>
<tr>
<td>43.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>n967_s3/I0</td>
</tr>
<tr>
<td>44.103</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">n967_s3/F</td>
</tr>
<tr>
<td>44.525</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>n1527_s1/I2</td>
</tr>
<tr>
<td>45.557</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">n1527_s1/F</td>
</tr>
<tr>
<td>46.553</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>n928_s0/I3</td>
</tr>
<tr>
<td>47.585</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">n928_s0/F</td>
</tr>
<tr>
<td>47.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">hcnt_in_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>hcnt_in_6_s0/CLK</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_6_s0</td>
</tr>
<tr>
<td>41.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>hcnt_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.947, 53.845%; route: 2.925, 39.902%; tC2Q: 0.458, 6.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.209</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>n967_s4/I0</td>
</tr>
<tr>
<td>43.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n967_s4/F</td>
</tr>
<tr>
<td>43.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>n967_s3/I0</td>
</tr>
<tr>
<td>44.103</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">n967_s3/F</td>
</tr>
<tr>
<td>44.525</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>n1527_s1/I2</td>
</tr>
<tr>
<td>45.557</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">n1527_s1/F</td>
</tr>
<tr>
<td>46.553</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>n927_s1/I3</td>
</tr>
<tr>
<td>47.585</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">n927_s1/F</td>
</tr>
<tr>
<td>47.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>hcnt_in_7_s0/CLK</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_7_s0</td>
</tr>
<tr>
<td>41.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>hcnt_in_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.947, 53.845%; route: 2.925, 39.902%; tC2Q: 0.458, 6.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>42.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/COUT</td>
</tr>
<tr>
<td>42.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>n1156_s/CIN</td>
</tr>
<tr>
<td>43.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n1156_s/SUM</td>
</tr>
<tr>
<td>44.763</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>display_ram/gowin_add_lut4_BLKSELA_dpb_inst_4/I2</td>
</tr>
<tr>
<td>45.824</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut4_BLKSELA_dpb_inst_4/F</td>
</tr>
<tr>
<td>47.311</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_4/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>display_ram/dpb_inst_4/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_4</td>
</tr>
<tr>
<td>41.240</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>display_ram/dpb_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.288, 32.426%; route: 4.310, 61.079%; tC2Q: 0.458, 6.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.209</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>n967_s4/I0</td>
</tr>
<tr>
<td>43.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n967_s4/F</td>
</tr>
<tr>
<td>43.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>n967_s3/I0</td>
</tr>
<tr>
<td>44.103</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">n967_s3/F</td>
</tr>
<tr>
<td>44.525</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>n1527_s1/I2</td>
</tr>
<tr>
<td>45.557</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">n1527_s1/F</td>
</tr>
<tr>
<td>46.378</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>n929_s0/I3</td>
</tr>
<tr>
<td>47.004</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">n929_s0/F</td>
</tr>
<tr>
<td>47.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">hcnt_in_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>hcnt_in_5_s0/CLK</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_5_s0</td>
</tr>
<tr>
<td>41.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>hcnt_in_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 52.464%; route: 2.750, 40.746%; tC2Q: 0.458, 6.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>42.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/COUT</td>
</tr>
<tr>
<td>42.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>n1156_s/CIN</td>
</tr>
<tr>
<td>43.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n1156_s/SUM</td>
</tr>
<tr>
<td>45.264</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>display_ram/gowin_add_lut4_BLKSELA_dpb_inst_9/I2</td>
</tr>
<tr>
<td>46.066</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut4_BLKSELA_dpb_inst_9/F</td>
</tr>
<tr>
<td>47.219</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_9/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>display_ram/dpb_inst_9/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_9</td>
</tr>
<tr>
<td>41.240</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>display_ram/dpb_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.029, 29.135%; route: 4.477, 64.284%; tC2Q: 0.458, 6.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.209</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>n967_s4/I0</td>
</tr>
<tr>
<td>43.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n967_s4/F</td>
</tr>
<tr>
<td>43.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>n967_s3/I0</td>
</tr>
<tr>
<td>44.103</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">n967_s3/F</td>
</tr>
<tr>
<td>44.525</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>n1527_s1/I2</td>
</tr>
<tr>
<td>45.551</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">n1527_s1/F</td>
</tr>
<tr>
<td>47.083</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>hcnt_in_2_s0/CLK</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_2_s0</td>
</tr>
<tr>
<td>41.371</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>hcnt_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 42.604%; route: 3.461, 50.684%; tC2Q: 0.458, 6.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>42.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/COUT</td>
</tr>
<tr>
<td>42.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>n1156_s/CIN</td>
</tr>
<tr>
<td>43.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n1156_s/SUM</td>
</tr>
<tr>
<td>44.763</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_8/I0</td>
</tr>
<tr>
<td>45.565</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_8/F</td>
</tr>
<tr>
<td>46.717</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_8/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>display_ram/dpb_inst_8/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_8</td>
</tr>
<tr>
<td>41.240</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>display_ram/dpb_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.029, 31.395%; route: 3.975, 61.513%; tC2Q: 0.458, 7.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>42.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/COUT</td>
</tr>
<tr>
<td>42.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>n1156_s/CIN</td>
</tr>
<tr>
<td>43.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n1156_s/SUM</td>
</tr>
<tr>
<td>44.928</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_5/I0</td>
</tr>
<tr>
<td>45.954</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_5/F</td>
</tr>
<tr>
<td>46.658</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_5/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>display_ram/dpb_inst_5/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_5</td>
</tr>
<tr>
<td>41.240</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>display_ram/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.253, 35.186%; route: 3.692, 57.656%; tC2Q: 0.458, 7.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>42.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/COUT</td>
</tr>
<tr>
<td>42.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>n1156_s/CIN</td>
</tr>
<tr>
<td>43.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n1156_s/SUM</td>
</tr>
<tr>
<td>44.292</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_7/I0</td>
</tr>
<tr>
<td>45.353</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_7/F</td>
</tr>
<tr>
<td>46.555</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_7/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>display_ram/dpb_inst_7/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_7</td>
</tr>
<tr>
<td>41.240</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>display_ram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.288, 36.316%; route: 3.554, 56.409%; tC2Q: 0.458, 7.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.209</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>n967_s4/I0</td>
</tr>
<tr>
<td>43.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n967_s4/F</td>
</tr>
<tr>
<td>43.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>n967_s3/I0</td>
</tr>
<tr>
<td>44.103</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">n967_s3/F</td>
</tr>
<tr>
<td>44.525</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>n1527_s1/I2</td>
</tr>
<tr>
<td>45.551</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">n1527_s1/F</td>
</tr>
<tr>
<td>46.678</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" font-weight:bold;">hcnt_in_8_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>hcnt_in_8_s0/CLK</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_8_s0</td>
</tr>
<tr>
<td>41.371</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>hcnt_in_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 45.289%; route: 3.056, 47.576%; tC2Q: 0.458, 7.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.554</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>n993_s3/I0</td>
</tr>
<tr>
<td>42.180</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">n993_s3/F</td>
</tr>
<tr>
<td>42.185</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>n993_s1/I0</td>
</tr>
<tr>
<td>43.217</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">n993_s1/F</td>
</tr>
<tr>
<td>44.044</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td>n1004_s7/I0</td>
</tr>
<tr>
<td>44.846</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td style=" background: #97FFFF;">n1004_s7/F</td>
</tr>
<tr>
<td>45.265</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>n1004_s3/I3</td>
</tr>
<tr>
<td>46.297</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">n1004_s3/F</td>
</tr>
<tr>
<td>46.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>vcnt_in_4_s1/CLK</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vcnt_in_4_s1</td>
</tr>
<tr>
<td>41.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>vcnt_in_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.492, 57.794%; route: 2.092, 34.620%; tC2Q: 0.458, 7.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>42.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/COUT</td>
</tr>
<tr>
<td>42.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>n1156_s/CIN</td>
</tr>
<tr>
<td>43.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n1156_s/SUM</td>
</tr>
<tr>
<td>44.292</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_3/I0</td>
</tr>
<tr>
<td>45.353</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_3/F</td>
</tr>
<tr>
<td>46.507</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_3/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>display_ram/dpb_inst_3/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_3</td>
</tr>
<tr>
<td>41.240</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>display_ram/dpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.288, 36.594%; route: 3.506, 56.076%; tC2Q: 0.458, 7.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>42.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/COUT</td>
</tr>
<tr>
<td>42.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>n1156_s/CIN</td>
</tr>
<tr>
<td>43.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n1156_s/SUM</td>
</tr>
<tr>
<td>44.292</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_6/I0</td>
</tr>
<tr>
<td>45.353</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_6/F</td>
</tr>
<tr>
<td>46.506</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_6/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>display_ram/dpb_inst_6/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_6</td>
</tr>
<tr>
<td>41.240</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>display_ram/dpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.288, 36.603%; route: 3.505, 56.065%; tC2Q: 0.458, 7.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>42.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/COUT</td>
</tr>
<tr>
<td>42.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>n1156_s/CIN</td>
</tr>
<tr>
<td>43.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n1156_s/SUM</td>
</tr>
<tr>
<td>45.098</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_2/I0</td>
</tr>
<tr>
<td>45.723</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_2/F</td>
</tr>
<tr>
<td>46.427</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_2/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>display_ram/dpb_inst_2/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_2</td>
</tr>
<tr>
<td>41.240</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>display_ram/dpb_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.852, 30.005%; route: 3.862, 62.569%; tC2Q: 0.458, 7.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>42.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/COUT</td>
</tr>
<tr>
<td>42.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>n1156_s/CIN</td>
</tr>
<tr>
<td>43.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n1156_s/SUM</td>
</tr>
<tr>
<td>44.934</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_0/I0</td>
</tr>
<tr>
<td>45.559</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_0/F</td>
</tr>
<tr>
<td>46.262</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>display_ram/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_0</td>
</tr>
<tr>
<td>41.240</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>display_ram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.852, 30.827%; route: 3.697, 61.544%; tC2Q: 0.458, 7.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>42.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/COUT</td>
</tr>
<tr>
<td>42.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>n1156_s/CIN</td>
</tr>
<tr>
<td>43.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n1156_s/SUM</td>
</tr>
<tr>
<td>44.292</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_1/I0</td>
</tr>
<tr>
<td>45.353</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_1/F</td>
</tr>
<tr>
<td>46.057</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_1/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>display_ram/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_1</td>
</tr>
<tr>
<td>41.240</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>display_ram/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.288, 39.433%; route: 3.056, 52.668%; tC2Q: 0.458, 7.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.209</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>n967_s4/I0</td>
</tr>
<tr>
<td>43.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n967_s4/F</td>
</tr>
<tr>
<td>43.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>n967_s3/I0</td>
</tr>
<tr>
<td>44.103</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">n967_s3/F</td>
</tr>
<tr>
<td>44.525</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>n1527_s1/I2</td>
</tr>
<tr>
<td>45.551</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">n1527_s1/F</td>
</tr>
<tr>
<td>45.927</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_9_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>hcnt_in_9_s0/CLK</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_9_s0</td>
</tr>
<tr>
<td>41.371</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>hcnt_in_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 51.287%; route: 2.305, 40.632%; tC2Q: 0.458, 8.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.209</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>n967_s4/I0</td>
</tr>
<tr>
<td>43.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">n967_s4/F</td>
</tr>
<tr>
<td>43.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>n967_s3/I0</td>
</tr>
<tr>
<td>44.103</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">n967_s3/F</td>
</tr>
<tr>
<td>44.525</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>n1527_s1/I2</td>
</tr>
<tr>
<td>45.551</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">n1527_s1/F</td>
</tr>
<tr>
<td>45.927</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" font-weight:bold;">hcnt_in_10_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>hcnt_in_10_s0/CLK</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_10_s0</td>
</tr>
<tr>
<td>41.371</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>hcnt_in_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 51.287%; route: 2.305, 40.632%; tC2Q: 0.458, 8.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>43.225</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/SUM</td>
</tr>
<tr>
<td>45.885</td>
<td>2.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_7/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>display_ram/dpb_inst_7/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_7</td>
</tr>
<tr>
<td>41.371</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>display_ram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.170, 20.780%; route: 4.002, 71.079%; tC2Q: 0.458, 8.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>43.225</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/SUM</td>
</tr>
<tr>
<td>45.885</td>
<td>2.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_6/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>display_ram/dpb_inst_6/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_6</td>
</tr>
<tr>
<td>41.371</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>display_ram/dpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.170, 20.780%; route: 4.002, 71.079%; tC2Q: 0.458, 8.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.554</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>n993_s3/I0</td>
</tr>
<tr>
<td>42.180</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">n993_s3/F</td>
</tr>
<tr>
<td>42.185</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>n993_s1/I0</td>
</tr>
<tr>
<td>43.211</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">n993_s1/F</td>
</tr>
<tr>
<td>43.638</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td>n1005_s1/I0</td>
</tr>
<tr>
<td>44.460</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td style=" background: #97FFFF;">n1005_s1/F</td>
</tr>
<tr>
<td>44.465</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>n1005_s2/I1</td>
</tr>
<tr>
<td>45.497</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">n1005_s2/F</td>
</tr>
<tr>
<td>45.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td style=" font-weight:bold;">vcnt_in_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>vcnt_in_3_s1/CLK</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vcnt_in_3_s1</td>
</tr>
<tr>
<td>41.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>vcnt_in_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.506, 66.873%; route: 1.278, 24.385%; tC2Q: 0.458, 8.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>43.225</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/SUM</td>
</tr>
<tr>
<td>45.834</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_2/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>display_ram/dpb_inst_2/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_2</td>
</tr>
<tr>
<td>41.371</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>display_ram/dpb_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.170, 20.970%; route: 3.951, 70.815%; tC2Q: 0.458, 8.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.554</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C14[0][B]</td>
<td>n1167_s1/I1</td>
</tr>
<tr>
<td>42.104</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">n1167_s1/COUT</td>
</tr>
<tr>
<td>42.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C14[1][A]</td>
<td>n1166_s1/CIN</td>
</tr>
<tr>
<td>42.161</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">n1166_s1/COUT</td>
</tr>
<tr>
<td>42.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C14[1][B]</td>
<td>n1165_s/CIN</td>
</tr>
<tr>
<td>42.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n1165_s/COUT</td>
</tr>
<tr>
<td>42.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td>n1164_s/CIN</td>
</tr>
<tr>
<td>42.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">n1164_s/COUT</td>
</tr>
<tr>
<td>42.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>n1163_s/CIN</td>
</tr>
<tr>
<td>42.838</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">n1163_s/SUM</td>
</tr>
<tr>
<td>45.788</td>
<td>2.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_9/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>display_ram/dpb_inst_9/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_9</td>
</tr>
<tr>
<td>41.371</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>display_ram/dpb_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.284, 23.206%; route: 3.791, 68.511%; tC2Q: 0.458, 8.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>42.055</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>n1159_s1/I1</td>
</tr>
<tr>
<td>42.605</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n1159_s1/COUT</td>
</tr>
<tr>
<td>42.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>42.662</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n1158_s/COUT</td>
</tr>
<tr>
<td>42.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>43.225</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n1157_s/SUM</td>
</tr>
<tr>
<td>45.731</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_8/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>display_ram/dpb_inst_8/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_8</td>
</tr>
<tr>
<td>41.371</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>display_ram/dpb_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.170, 21.364%; route: 3.848, 70.267%; tC2Q: 0.458, 8.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.554</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C14[0][B]</td>
<td>n1167_s1/I1</td>
</tr>
<tr>
<td>42.104</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">n1167_s1/COUT</td>
</tr>
<tr>
<td>42.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C14[1][A]</td>
<td>n1166_s1/CIN</td>
</tr>
<tr>
<td>42.161</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">n1166_s1/COUT</td>
</tr>
<tr>
<td>42.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C14[1][B]</td>
<td>n1165_s/CIN</td>
</tr>
<tr>
<td>42.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n1165_s/COUT</td>
</tr>
<tr>
<td>42.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td>n1164_s/CIN</td>
</tr>
<tr>
<td>42.781</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">n1164_s/SUM</td>
</tr>
<tr>
<td>45.725</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_9/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>display_ram/dpb_inst_9/CLKA</td>
</tr>
<tr>
<td>41.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_9</td>
</tr>
<tr>
<td>41.371</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>display_ram/dpb_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.227, 22.429%; route: 3.785, 69.193%; tC2Q: 0.458, 8.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.644</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[0][B]</td>
<td>n482_s1/I1</td>
</tr>
<tr>
<td>2.038</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" background: #97FFFF;">n482_s1/SUM</td>
</tr>
<tr>
<td>2.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" font-weight:bold;">nco_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>nco_0_s0/CLK</td>
</tr>
<tr>
<td>1.782</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_0_s0</td>
</tr>
<tr>
<td>1.782</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>nco_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 25.840%; route: 0.797, 52.299%; tC2Q: 0.333, 21.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.644</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][B]</td>
<td>n480_s1/I1</td>
</tr>
<tr>
<td>2.038</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td style=" background: #97FFFF;">n480_s1/SUM</td>
</tr>
<tr>
<td>2.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td style=" font-weight:bold;">nco_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td>nco_2_s0/CLK</td>
</tr>
<tr>
<td>1.782</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_2_s0</td>
</tr>
<tr>
<td>1.782</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[1][B]</td>
<td>nco_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 25.840%; route: 0.797, 52.299%; tC2Q: 0.333, 21.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>nco_31_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">nco_31_s0/Q</td>
</tr>
<tr>
<td>2.325</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" font-weight:bold;">hcnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>hcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.767</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>hcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>nco_31_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">nco_31_s0/Q</td>
</tr>
<tr>
<td>2.325</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">hcnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.767</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>hcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.644</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[0][B]</td>
<td>n482_s1/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" background: #97FFFF;">n482_s1/COUT</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td>n481_s/CIN</td>
</tr>
<tr>
<td>2.372</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" background: #97FFFF;">n481_s/SUM</td>
</tr>
<tr>
<td>2.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">nco_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>nco_1_s0/CLK</td>
</tr>
<tr>
<td>1.782</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_1_s0</td>
</tr>
<tr>
<td>1.782</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>nco_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 39.166%; route: 0.797, 42.901%; tC2Q: 0.333, 17.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.644</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][B]</td>
<td>n480_s1/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td style=" background: #97FFFF;">n480_s1/COUT</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[2][A]</td>
<td>n479_s/CIN</td>
</tr>
<tr>
<td>2.372</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">n479_s/SUM</td>
</tr>
<tr>
<td>2.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td style=" font-weight:bold;">nco_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td>nco_3_s0/CLK</td>
</tr>
<tr>
<td>1.782</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_3_s0</td>
</tr>
<tr>
<td>1.782</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[2][A]</td>
<td>nco_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 39.166%; route: 0.797, 42.901%; tC2Q: 0.333, 17.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>phserr_rdy_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phserr_int_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>phserr_rdy_0_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R12C18[0][B]</td>
<td style=" font-weight:bold;">phserr_rdy_0_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">phserr_int_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>phserr_int_12_s0/CLK</td>
</tr>
<tr>
<td>1.767</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>phserr_int_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.973%; tC2Q: 0.333, 55.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>phserr_rdy_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phserr_int_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>phserr_rdy_0_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R12C18[0][B]</td>
<td style=" font-weight:bold;">phserr_rdy_0_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" font-weight:bold;">phserr_int_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>phserr_int_13_s0/CLK</td>
</tr>
<tr>
<td>1.767</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>phserr_int_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.973%; tC2Q: 0.333, 55.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>phserr_rdy_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phserr_int_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>phserr_rdy_0_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R12C18[0][B]</td>
<td style=" font-weight:bold;">phserr_rdy_0_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">phserr_int_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>phserr_int_14_s0/CLK</td>
</tr>
<tr>
<td>1.767</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>phserr_int_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.973%; tC2Q: 0.333, 55.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>phserr_rdy_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phserr_int_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>phserr_rdy_0_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R12C18[0][B]</td>
<td style=" font-weight:bold;">phserr_rdy_0_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" font-weight:bold;">phserr_int_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>phserr_int_15_s0/CLK</td>
</tr>
<tr>
<td>1.767</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>phserr_int_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.973%; tC2Q: 0.333, 55.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.644</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][B]</td>
<td>n480_s1/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td style=" background: #97FFFF;">n480_s1/COUT</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[2][A]</td>
<td>n479_s/CIN</td>
</tr>
<tr>
<td>1.977</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">n479_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[2][B]</td>
<td>n478_s/CIN</td>
</tr>
<tr>
<td>2.403</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[2][B]</td>
<td style=" background: #97FFFF;">n478_s/SUM</td>
</tr>
<tr>
<td>2.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[2][B]</td>
<td style=" font-weight:bold;">nco_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][B]</td>
<td>nco_4_s0/CLK</td>
</tr>
<tr>
<td>1.782</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_4_s0</td>
</tr>
<tr>
<td>1.782</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[2][B]</td>
<td>nco_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.759, 40.164%; route: 0.797, 42.198%; tC2Q: 0.333, 17.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.644</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][B]</td>
<td>n480_s1/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td style=" background: #97FFFF;">n480_s1/COUT</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[2][A]</td>
<td>n479_s/CIN</td>
</tr>
<tr>
<td>1.977</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">n479_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[2][B]</td>
<td>n478_s/CIN</td>
</tr>
<tr>
<td>2.008</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][B]</td>
<td style=" background: #97FFFF;">n478_s/COUT</td>
</tr>
<tr>
<td>2.008</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td>n477_s/CIN</td>
</tr>
<tr>
<td>2.434</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">n477_s/SUM</td>
</tr>
<tr>
<td>2.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">nco_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>nco_5_s0/CLK</td>
</tr>
<tr>
<td>1.782</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_5_s0</td>
</tr>
<tr>
<td>1.782</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>nco_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.790, 41.129%; route: 0.797, 41.516%; tC2Q: 0.333, 17.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.644</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][B]</td>
<td>n480_s1/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td style=" background: #97FFFF;">n480_s1/COUT</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[2][A]</td>
<td>n479_s/CIN</td>
</tr>
<tr>
<td>1.977</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">n479_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[2][B]</td>
<td>n478_s/CIN</td>
</tr>
<tr>
<td>2.008</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][B]</td>
<td style=" background: #97FFFF;">n478_s/COUT</td>
</tr>
<tr>
<td>2.008</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td>n477_s/CIN</td>
</tr>
<tr>
<td>2.039</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">n477_s/COUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][B]</td>
<td>n476_s/CIN</td>
</tr>
<tr>
<td>2.465</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">n476_s/SUM</td>
</tr>
<tr>
<td>2.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td style=" font-weight:bold;">nco_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>nco_6_s0/CLK</td>
</tr>
<tr>
<td>1.782</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_6_s0</td>
</tr>
<tr>
<td>1.782</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>nco_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.821, 42.064%; route: 0.797, 40.857%; tC2Q: 0.333, 17.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>hcnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">hcnt_4_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>n556_s0/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">n556_s0/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">hcnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>hcnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>hcnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n916_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n916_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_hsync_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mode_hsync_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>mode_hsync_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">mode_hsync_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n49_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n49_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">mode_hsync_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>mode_hsync_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>mode_hsync_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n842_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>hcnt_in_2_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_2_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>n910_s3/I2</td>
</tr>
<tr>
<td>1.745</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" background: #97FFFF;">n910_s3/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>hcnt_in_2_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>hcnt_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>n559_s2/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">n559_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>hcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">hcnt_3_s0/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>n557_s2/I3</td>
</tr>
<tr>
<td>2.460</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">n557_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">hcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>hcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">hcnt_6_s0/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>n554_s1/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">n554_s1/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">hcnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>hcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>vcnt_in_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n842_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>vcnt_in_4_s1/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_4_s1/Q</td>
</tr>
<tr>
<td>1.375</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>n1004_s3/I2</td>
</tr>
<tr>
<td>1.747</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">n1004_s3/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>vcnt_in_4_s1/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>vcnt_in_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>vcnt_in_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n842_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>vcnt_in_7_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">vcnt_in_7_s0/Q</td>
</tr>
<tr>
<td>1.375</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>n992_s1/I2</td>
</tr>
<tr>
<td>1.747</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">n992_s1/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">vcnt_in_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>vcnt_in_7_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>vcnt_in_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>vcnt_in_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n842_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>vcnt_in_8_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">vcnt_in_8_s0/Q</td>
</tr>
<tr>
<td>1.375</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>n991_s1/I3</td>
</tr>
<tr>
<td>1.747</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" background: #97FFFF;">n991_s1/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">vcnt_in_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>vcnt_in_8_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>vcnt_in_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_in_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n842_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n842_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>hcnt_in_7_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C12[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_7_s0/Q</td>
</tr>
<tr>
<td>1.375</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>n927_s1/I1</td>
</tr>
<tr>
<td>1.747</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">n927_s1/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n842_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R14C18[2][B]</td>
<td>n842_s2/F</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>hcnt_in_7_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>hcnt_in_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>hcnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">hcnt_5_s0/Q</td>
</tr>
<tr>
<td>2.090</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>n555_s0/I3</td>
</tr>
<tr>
<td>2.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">n555_s0/F</td>
</tr>
<tr>
<td>2.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">hcnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>hcnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>hcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hsync_in_dly_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>hsync_in_dly_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>hsync_in_dly_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_31_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_23_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_19_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_17_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_16_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>214</td>
<td>vgaclk</td>
<td>-6.571</td>
<td>0.257</td>
</tr>
<tr>
<td>112</td>
<td>vgaclk_x5</td>
<td>-3.733</td>
<td>0.376</td>
</tr>
<tr>
<td>47</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>29.419</td>
<td>1.807</td>
</tr>
<tr>
<td>47</td>
<td>true_hdmi_output.packet_pixel_counter[2]</td>
<td>29.178</td>
<td>1.995</td>
</tr>
<tr>
<td>47</td>
<td>true_hdmi_output.data_island_period</td>
<td>35.880</td>
<td>2.122</td>
</tr>
<tr>
<td>46</td>
<td>n842_6</td>
<td>11.232</td>
<td>2.025</td>
</tr>
<tr>
<td>44</td>
<td>true_hdmi_output.packet_pixel_counter[3]</td>
<td>29.601</td>
<td>1.835</td>
</tr>
<tr>
<td>44</td>
<td>true_hdmi_output.packet_pixel_counter[4]</td>
<td>31.535</td>
<td>1.981</td>
</tr>
<tr>
<td>38</td>
<td>mode[0]</td>
<td>30.837</td>
<td>2.796</td>
</tr>
<tr>
<td>37</td>
<td>true_hdmi_output.packet_pixel_counter[1]</td>
<td>29.638</td>
<td>1.995</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C32</td>
<td>86.11%</td>
</tr>
<tr>
<td>R14C16</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C15</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C18</td>
<td>83.33%</td>
</tr>
<tr>
<td>R17C16</td>
<td>81.94%</td>
</tr>
<tr>
<td>R11C26</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C13</td>
<td>80.56%</td>
</tr>
<tr>
<td>R17C18</td>
<td>80.56%</td>
</tr>
<tr>
<td>R17C21</td>
<td>80.56%</td>
</tr>
<tr>
<td>R17C22</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
