<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml unoxt_top.twx unoxt_top.ncd -o unoxt_top.twr unoxt_top.pcf
-ucf unoxt_pins.ucf

</twCmdLine><twDesign>unoxt_top.ncd</twDesign><twDesignPath>unoxt_top.ncd</twDesignPath><twPCF>unoxt_top.pcf</twPCF><twPcfPath>unoxt_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_IGNORE1_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_IGNORE3_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="4">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="5">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="6">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="7">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;clock_50_i&quot; 20ns HIGH 50%;" ScopeName="">TS_clk50 = PERIOD TIMEGRP &quot;clock_50_i&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP &quot;clock_50_i&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="8.948" period="10.000" constraintValue="10.000" deviceLimit="1.052" freqLimit="950.570" physResource="dcm_system/pll_base_inst/PLL_ADV/CLKOUT0" logResource="dcm_system/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="dcm_system/clkout0"/><twPinLimit anchorID="11" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="12" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_IGNORE1 = FROM &quot;clk_100&quot; TO &quot;clk_28_571&quot; TIG ;" ScopeName="">PATH &quot;TS_IGNORE1_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="14" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_IGNORE2 = FROM &quot;clk_50&quot;  TO &quot;clk_28_571&quot; TIG ;" ScopeName="">PATH &quot;TS_IGNORE2_path&quot; TIG;</twConstName><twItemCnt>10889421</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>96</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1814364" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/sndval_31 (SLICE_X2Y35.CIN), 1814364 paths
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.668</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType="FF">sys_inst/sndval_31</twDest><twDel>15.759</twDel><twSUTime>0.313</twSUTime><twTotPathDel>16.072</twTotPathDel><twClkSkew dest = "2.005" src = "2.333">0.328</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType='FF'>sys_inst/sndval_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X16Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_31</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd23</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd23</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;4</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>sys_inst/Madd_n0113_Madd6</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_lut&lt;0&gt;12</twBEL><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>sys_inst/n0113&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;12&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;5&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_31</twBEL></twPathDel><twLogDel>5.174</twLogDel><twRouteDel>10.898</twRouteDel><twTotDel>16.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.633</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType="FF">sys_inst/sndval_31</twDest><twDel>15.724</twDel><twSUTime>0.313</twSUTime><twTotPathDel>16.037</twTotPathDel><twClkSkew dest = "2.005" src = "2.333">0.328</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType='FF'>sys_inst/sndval_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X16Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_31</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd23</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd23</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;4</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>sys_inst/Madd_n0113_Madd6</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_lut&lt;0&gt;12</twBEL><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>sys_inst/n0113&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;12&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi5</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_31</twBEL></twPathDel><twLogDel>5.139</twLogDel><twRouteDel>10.898</twRouteDel><twTotDel>16.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.617</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType="FF">sys_inst/sndval_31</twDest><twDel>15.708</twDel><twSUTime>0.313</twSUTime><twTotPathDel>16.021</twTotPathDel><twClkSkew dest = "2.005" src = "2.333">0.328</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType='FF'>sys_inst/sndval_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X16Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_31</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd23</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd23</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;4</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>sys_inst/Madd_n0113_Madd6</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_lut&lt;0&gt;12</twBEL><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>sys_inst/n0113&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;12&gt;</twComp><twBEL>sys_inst/Mmux_sndamp161</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>sys_inst/sndamp&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi4</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_31</twBEL></twPathDel><twLogDel>5.230</twLogDel><twRouteDel>10.791</twRouteDel><twTotDel>16.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1814364" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/sndval_29 (SLICE_X2Y35.CIN), 1814364 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.658</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType="FF">sys_inst/sndval_29</twDest><twDel>15.759</twDel><twSUTime>0.303</twSUTime><twTotPathDel>16.062</twTotPathDel><twClkSkew dest = "2.005" src = "2.333">0.328</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType='FF'>sys_inst/sndval_29</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X16Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_31</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd23</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd23</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;4</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>sys_inst/Madd_n0113_Madd6</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_lut&lt;0&gt;12</twBEL><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>sys_inst/n0113&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;12&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;5&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_29</twBEL></twPathDel><twLogDel>5.164</twLogDel><twRouteDel>10.898</twRouteDel><twTotDel>16.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.623</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType="FF">sys_inst/sndval_29</twDest><twDel>15.724</twDel><twSUTime>0.303</twSUTime><twTotPathDel>16.027</twTotPathDel><twClkSkew dest = "2.005" src = "2.333">0.328</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType='FF'>sys_inst/sndval_29</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X16Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_31</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd23</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd23</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;4</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>sys_inst/Madd_n0113_Madd6</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_lut&lt;0&gt;12</twBEL><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>sys_inst/n0113&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;12&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi5</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_29</twBEL></twPathDel><twLogDel>5.129</twLogDel><twRouteDel>10.898</twRouteDel><twTotDel>16.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.607</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType="FF">sys_inst/sndval_29</twDest><twDel>15.708</twDel><twSUTime>0.303</twSUTime><twTotPathDel>16.011</twTotPathDel><twClkSkew dest = "2.005" src = "2.333">0.328</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType='FF'>sys_inst/sndval_29</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X16Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_31</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd23</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd23</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;4</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>sys_inst/Madd_n0113_Madd6</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_lut&lt;0&gt;12</twBEL><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>sys_inst/n0113&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;12&gt;</twComp><twBEL>sys_inst/Mmux_sndamp161</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>sys_inst/sndamp&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi4</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_29</twBEL></twPathDel><twLogDel>5.220</twLogDel><twRouteDel>10.791</twRouteDel><twTotDel>16.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1814364" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/sndval_30 (SLICE_X2Y35.CIN), 1814364 paths
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.627</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType="FF">sys_inst/sndval_30</twDest><twDel>15.759</twDel><twSUTime>0.272</twSUTime><twTotPathDel>16.031</twTotPathDel><twClkSkew dest = "2.005" src = "2.333">0.328</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType='FF'>sys_inst/sndval_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X16Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_31</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd23</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd23</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;4</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>sys_inst/Madd_n0113_Madd6</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_lut&lt;0&gt;12</twBEL><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>sys_inst/n0113&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;12&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;5&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_30</twBEL></twPathDel><twLogDel>5.133</twLogDel><twRouteDel>10.898</twRouteDel><twTotDel>16.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.592</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType="FF">sys_inst/sndval_30</twDest><twDel>15.724</twDel><twSUTime>0.272</twSUTime><twTotPathDel>15.996</twTotPathDel><twClkSkew dest = "2.005" src = "2.333">0.328</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType='FF'>sys_inst/sndval_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X16Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_31</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd23</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd23</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;4</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>sys_inst/Madd_n0113_Madd6</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_lut&lt;0&gt;12</twBEL><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>sys_inst/n0113&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;12&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi5</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_30</twBEL></twPathDel><twLogDel>5.098</twLogDel><twRouteDel>10.898</twRouteDel><twTotDel>15.996</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="31"><twUnconstPath anchorID="32" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.576</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType="FF">sys_inst/sndval_30</twDest><twDel>15.708</twDel><twSUTime>0.272</twSUTime><twTotPathDel>15.980</twTotPathDel><twClkSkew dest = "2.005" src = "2.333">0.328</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twSrc><twDest BELType='FF'>sys_inst/sndval_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X16Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_31</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd23</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd23</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;4</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>sys_inst/Madd_n0113_Madd6</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>sys_inst/n0113&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_lut&lt;0&gt;12</twBEL><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>sys_inst/n0113&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;12&gt;</twComp><twBEL>sys_inst/Mmux_sndamp161</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>sys_inst/sndamp&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi4</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_30</twBEL></twPathDel><twLogDel>5.189</twLogDel><twRouteDel>10.791</twRouteDel><twTotDel>15.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_IGNORE2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_3 (SLICE_X18Y40.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.112</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_3</twDest><twDel>0.544</twDel><twSUTime>-0.024</twSUTime><twTotPathDel>0.568</twTotPathDel><twClkSkew dest = "2.272" src = "1.860">-0.412</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X19Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y40.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">0.024</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_3</twBEL></twPathDel><twLogDel>0.429</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mshreg_bus_iow_synced_l (SLICE_X26Y60.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMinDelay" ><twTotDel>0.043</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_write_n</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mshreg_bus_iow_synced_l</twDest><twDel>0.365</twDel><twSUTime>-0.030</twSUTime><twTotPathDel>0.395</twTotPathDel><twClkSkew dest = "0.820" src = "0.736">-0.084</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_write_n</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mshreg_bus_iow_synced_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X26Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_write_n</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_write_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y60.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_write_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y60.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mshreg_bus_iow_synced_l</twBEL></twPathDel><twLogDel>0.264</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_4 (SLICE_X18Y40.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMinDelay" ><twTotDel>0.065</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_4</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_4</twDest><twDel>0.385</twDel><twSUTime>-0.030</twSUTime><twTotPathDel>0.415</twTotPathDel><twClkSkew dest = "0.860" src = "0.778">-0.082</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_4</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X19Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;14&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y40.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_4</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.187</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="39" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_IGNORE3 = FROM &quot;clk_28_571&quot; TO &quot;clk_100&quot; TIG ;" ScopeName="">PATH &quot;TS_IGNORE3_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="40" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_IGNORE4 = FROM &quot;clk_28_571&quot; TO &quot;clk_50&quot; TIG ;" ScopeName="">PATH &quot;TS_IGNORE4_path&quot; TIG;</twConstName><twItemCnt>524</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>101</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4 (SLICE_X22Y56.C1), 17 paths
</twPathRptBanner><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.233</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twDest><twDel>8.186</twDel><twSUTime>0.339</twSUTime><twTotPathDel>8.525</twTotPathDel><twClkSkew dest = "1.832" src = "2.272">0.440</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X18Y40.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;10&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.437</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out53</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twBEL></twPathDel><twLogDel>1.688</twLogDel><twRouteDel>6.837</twRouteDel><twTotDel>8.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.150</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twDest><twDel>8.103</twDel><twSUTime>0.339</twSUTime><twTotPathDel>8.442</twTotPathDel><twClkSkew dest = "1.832" src = "2.272">0.440</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X18Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;10&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.437</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out53</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twBEL></twPathDel><twLogDel>1.637</twLogDel><twRouteDel>6.805</twRouteDel><twTotDel>8.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.942</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twDest><twDel>7.895</twDel><twSUTime>0.339</twSUTime><twTotPathDel>8.234</twTotPathDel><twClkSkew dest = "1.832" src = "2.272">0.440</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X18Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;10&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.437</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out53</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twBEL></twPathDel><twLogDel>1.637</twLogDel><twRouteDel>6.597</twRouteDel><twTotDel>8.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (SLICE_X22Y56.A1), 17 paths
</twPathRptBanner><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.054</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twDel>8.007</twDel><twSUTime>0.339</twSUTime><twTotPathDel>8.346</twTotPathDel><twClkSkew dest = "1.832" src = "2.272">0.440</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X18Y40.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;10&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out43</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twBEL></twPathDel><twLogDel>1.688</twLogDel><twRouteDel>6.658</twRouteDel><twTotDel>8.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.971</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twDel>7.924</twDel><twSUTime>0.339</twSUTime><twTotPathDel>8.263</twTotPathDel><twClkSkew dest = "1.832" src = "2.272">0.440</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X18Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;10&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out43</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twBEL></twPathDel><twLogDel>1.637</twLogDel><twRouteDel>6.626</twRouteDel><twTotDel>8.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.763</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twDel>7.716</twDel><twSUTime>0.339</twSUTime><twTotPathDel>8.055</twTotPathDel><twClkSkew dest = "1.832" src = "2.272">0.440</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X18Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;10&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out43</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twBEL></twPathDel><twLogDel>1.637</twLogDel><twRouteDel>6.418</twRouteDel><twTotDel>8.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (SLICE_X23Y51.B1), 17 paths
</twPathRptBanner><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.767</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twDel>7.696</twDel><twSUTime>0.373</twSUTime><twTotPathDel>8.069</twTotPathDel><twClkSkew dest = "1.842" src = "2.272">0.430</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X18Y40.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;10&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out23</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twBEL></twPathDel><twLogDel>1.722</twLogDel><twRouteDel>6.347</twRouteDel><twTotDel>8.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.684</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twDel>7.613</twDel><twSUTime>0.373</twSUTime><twTotPathDel>7.986</twTotPathDel><twClkSkew dest = "1.842" src = "2.272">0.430</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X18Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;10&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out23</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>6.315</twRouteDel><twTotDel>7.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.476</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twDel>7.405</twDel><twSUTime>0.373</twSUTime><twTotPathDel>7.778</twTotPathDel><twClkSkew dest = "1.842" src = "2.272">0.430</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X18Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;10&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out23</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>6.107</twRouteDel><twTotDel>7.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_IGNORE4_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (SLICE_X22Y56.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMinDelay" ><twTotDel>0.521</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/VSYNC</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twDel>0.670</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.867</twTotPathDel><twClkSkew dest = "0.834" src = "0.756">-0.078</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/VSYNC</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X23Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/VSYNC</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/VSYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/VSYNC</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out43</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.472</twRouteDel><twTotDel>0.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1 (SLICE_X14Y38.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMinDelay" ><twTotDel>0.526</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_3</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1</twDest><twDel>0.741</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.938</twTotPathDel><twClkSkew dest = "0.925" src = "0.781">-0.144</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_3</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X18Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_dir1</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.507</twRouteDel><twTotDel>0.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_10 (SLICE_X11Y41.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMinDelay" ><twTotDel>0.393</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_9</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_10</twDest><twDel>0.694</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.753</twTotPathDel><twClkSkew dest = "0.953" src = "0.861">-0.092</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_9</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X15Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r&lt;11&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;12&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_10</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.496</twRouteDel><twTotDel>0.753</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="90.000">clk_50</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;clock_50_i&quot; 20ns HIGH 50%;" ScopeName="">TS_dcm_system_clkout3 = PERIOD TIMEGRP &quot;dcm_system_clkout3&quot; TS_clk50 /         0.071428571 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout3 = PERIOD TIMEGRP &quot;dcm_system_clkout3&quot; TS_clk50 /
        0.071428571 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="277.334" period="280.000" constraintValue="280.000" deviceLimit="2.666" freqLimit="375.094" physResource="dcm_system/clkout4_buf/I0" logResource="dcm_system/clkout4_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="dcm_system/clkout3"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tcp" slack="278.601" period="280.000" constraintValue="280.000" deviceLimit="1.399" freqLimit="714.796" physResource="sys_inst/clk_opl2_ff_3/CLK" logResource="sys_inst/Mshreg_clk_opl2_ff_2/CLK" locationPin="SLICE_X10Y39.CLK" clockNet="clk_50"/></twPinLimitRpt></twConst><twConst anchorID="69" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;clock_50_i&quot; 20ns HIGH 50%;" ScopeName="">TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;</twConstName><twItemCnt>19327723</twItemCnt><twErrCntSetup>128</twErrCntSetup><twErrCntEndPt>128</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17274</twEndPtCnt><twPathErrCnt>1494</twPathErrCnt><twMinPer>22.370</twMinPer></twConstHead><twPathRptBanner iPaths="22024" iCriticalPaths="300" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5 (SLICE_X39Y42.D5), 22024 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.185</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5</twDest><twTotPathDel>10.485</twTotPathDel><twClkSkew dest = "1.833" src = "2.279">0.446</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X18Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/cpu_address&lt;10&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_12_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service61</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5</twBEL></twPathDel><twLogDel>3.829</twLogDel><twRouteDel>6.656</twRouteDel><twTotDel>10.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.177</twSlack><twSrc BELType="FF">sys_inst/cpu_address_7</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5</twDest><twTotPathDel>10.480</twTotPathDel><twClkSkew dest = "1.833" src = "2.276">0.443</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_7</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/cpu_address_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_12_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service61</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5</twBEL></twPathDel><twLogDel>3.824</twLogDel><twRouteDel>6.656</twRouteDel><twTotDel>10.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.154</twSlack><twSrc BELType="FF">sys_inst/cpu_address_6</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5</twDest><twTotPathDel>10.457</twTotPathDel><twClkSkew dest = "1.833" src = "2.276">0.443</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_6</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/cpu_address_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address171</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.B4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_12_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service61</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5</twBEL></twPathDel><twLogDel>3.829</twLogDel><twRouteDel>6.628</twRouteDel><twTotDel>10.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22024" iCriticalPaths="270" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1 (SLICE_X39Y42.D5), 22024 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.076</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twDest><twTotPathDel>10.376</twTotPathDel><twClkSkew dest = "1.833" src = "2.279">0.446</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X18Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/cpu_address&lt;10&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_12_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service22</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twBEL></twPathDel><twLogDel>3.720</twLogDel><twRouteDel>6.656</twRouteDel><twTotDel>10.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.068</twSlack><twSrc BELType="FF">sys_inst/cpu_address_7</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twDest><twTotPathDel>10.371</twTotPathDel><twClkSkew dest = "1.833" src = "2.276">0.443</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_7</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/cpu_address_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_12_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service22</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twBEL></twPathDel><twLogDel>3.715</twLogDel><twRouteDel>6.656</twRouteDel><twTotDel>10.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.045</twSlack><twSrc BELType="FF">sys_inst/cpu_address_6</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twDest><twTotPathDel>10.348</twTotPathDel><twClkSkew dest = "1.833" src = "2.276">0.443</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_6</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/cpu_address_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address171</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.B4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_12_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service22</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twBEL></twPathDel><twLogDel>3.720</twLogDel><twRouteDel>6.628</twRouteDel><twTotDel>10.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1643" iCriticalPaths="55" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1 (RAMB16_X1Y20.DIA0), 1643 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.903</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1</twDest><twTotPathDel>10.269</twTotPathDel><twClkSkew dest = "1.899" src = "2.279">0.380</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X18Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/cpu_address&lt;10&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus16</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus110</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/cpu_address&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/cpu_address&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus113</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus112</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.DIA0</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>sys_inst/data_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1</twBEL></twPathDel><twLogDel>3.338</twLogDel><twRouteDel>6.931</twRouteDel><twTotDel>10.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.737</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1</twDest><twTotPathDel>10.103</twTotPathDel><twClkSkew dest = "1.899" src = "2.279">0.380</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X18Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/cpu_address&lt;10&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus16</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus110</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/cpu_address&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/cpu_address&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus113</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus112</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.DIA0</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>sys_inst/data_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1</twBEL></twPathDel><twLogDel>3.338</twLogDel><twRouteDel>6.765</twRouteDel><twTotDel>10.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.717</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1</twDest><twTotPathDel>10.083</twTotPathDel><twClkSkew dest = "1.899" src = "2.279">0.380</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X18Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/cpu_address&lt;10&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus23</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus15</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus17</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus16</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus110</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/cpu_address&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/cpu_address&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus113</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus112</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.DIA0</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>sys_inst/data_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1</twBEL></twPathDel><twLogDel>3.343</twLogDel><twRouteDel>6.740</twRouteDel><twTotDel>10.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_0 (SLICE_X6Y3.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits&lt;0&gt;_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_0</twDest><twTotPathDel>0.246</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits&lt;0&gt;_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X7Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits&lt;7&gt;_0</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits&lt;0&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y3.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits&lt;0&gt;_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y3.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_8</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_0</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>92.7</twPctLog><twPctRoute>7.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_0_17 (SLICE_X14Y19.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_0_17</twDest><twTotPathDel>0.246</twTotPathDel><twClkSkew dest = "0.042" src = "0.040">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_0_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X15Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_17</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y19.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_14_171</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_0_17</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>92.7</twPctLog><twPctRoute>7.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_11 (SLICE_X19Y34.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.257</twSlack><twSrc BELType="FF">sys_inst/cpu_address_11</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_11</twDest><twTotPathDel>0.596</twTotPathDel><twClkSkew dest = "0.868" src = "0.783">-0.085</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_11</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>sys_inst/cpu_address&lt;11&gt;</twComp><twBEL>sys_inst/cpu_address_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>sys_inst/cpu_address&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;11&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address31</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_11</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>75.3</twPctLog><twPctRoute>24.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="94"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_exprom/Mram_explut_jt51/CLKAWRCLK" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_exprom/Mram_explut_jt51/CLKAWRCLK" locationPin="RAMB8_X0Y3.CLKAWRCLK" clockNet="clk_50"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_logsin/Mram_sinelut/CLKAWRCLK" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_logsin/Mram_sinelut/CLKAWRCLK" locationPin="RAMB8_X0Y2.CLKAWRCLK" clockNet="clk_50"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1/CLKA" locationPin="RAMB16_X1Y20.CLKA" clockNet="clk_50"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;clock_50_i&quot; 20ns HIGH 50%;" ScopeName="">TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH         50%;</twConstName><twItemCnt>211509</twItemCnt><twErrCntSetup>91</twErrCntSetup><twErrCntEndPt>91</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3434</twEndPtCnt><twPathErrCnt>10034</twPathErrCnt><twMinPer>11.934</twMinPer></twConstHead><twPathRptBanner iPaths="1129" iCriticalPaths="262" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE/eu_register_bx_14 (SLICE_X37Y57.CX), 1129 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.934</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_bx_14</twDest><twTotPathDel>11.728</twTotPathDel><twClkSkew dest = "0.313" src = "0.401">0.088</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_bx_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.BMUX</twSite><twDelType>Tcxb</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp><twBEL>sys_inst/B1/EU_CORE/mux16_4_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux16_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r3&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_sp&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_bx_14</twBEL></twPathDel><twLogDel>4.507</twLogDel><twRouteDel>7.221</twRouteDel><twTotDel>11.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.905</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_bx_14</twDest><twTotPathDel>11.699</twTotPathDel><twClkSkew dest = "0.313" src = "0.401">0.088</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_bx_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp><twBEL>sys_inst/B1/EU_CORE/mux16_51</twBEL><twBEL>sys_inst/B1/EU_CORE/mux16_4_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux16_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r3&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_sp&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_bx_14</twBEL></twPathDel><twLogDel>4.718</twLogDel><twRouteDel>6.981</twRouteDel><twTotDel>11.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.861</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_bx_14</twDest><twTotPathDel>11.645</twTotPathDel><twClkSkew dest = "0.313" src = "0.411">0.098</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_bx_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y24.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_5</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r3&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_sp&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_bx_14</twBEL></twPathDel><twLogDel>4.731</twLogDel><twRouteDel>6.914</twRouteDel><twTotDel>11.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1129" iCriticalPaths="251" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE/eu_biu_command_14 (SLICE_X38Y57.BX), 1129 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.896</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_biu_command_14</twDest><twTotPathDel>11.698</twTotPathDel><twClkSkew dest = "0.321" src = "0.401">0.080</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_biu_command_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.BMUX</twSite><twDelType>Tcxb</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp><twBEL>sys_inst/B1/EU_CORE/mux16_4_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux16_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r3&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_sp&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_biu_command_14</twBEL></twPathDel><twLogDel>4.478</twLogDel><twRouteDel>7.220</twRouteDel><twTotDel>11.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.867</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_biu_command_14</twDest><twTotPathDel>11.669</twTotPathDel><twClkSkew dest = "0.321" src = "0.401">0.080</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_biu_command_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp><twBEL>sys_inst/B1/EU_CORE/mux16_51</twBEL><twBEL>sys_inst/B1/EU_CORE/mux16_4_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux16_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r3&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_sp&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_biu_command_14</twBEL></twPathDel><twLogDel>4.689</twLogDel><twRouteDel>6.980</twRouteDel><twTotDel>11.669</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.823</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_biu_command_14</twDest><twTotPathDel>11.615</twTotPathDel><twClkSkew dest = "0.321" src = "0.411">0.090</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_biu_command_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y24.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_5</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r3&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_sp&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_biu_command_14</twBEL></twPathDel><twLogDel>4.702</twLogDel><twRouteDel>6.913</twRouteDel><twTotDel>11.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1129" iCriticalPaths="214" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE/eu_register_di_14 (SLICE_X40Y57.CX), 1129 paths
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.784</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_di_14</twDest><twTotPathDel>11.595</twTotPathDel><twClkSkew dest = "0.330" src = "0.401">0.071</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_di_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.BMUX</twSite><twDelType>Tcxb</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp><twBEL>sys_inst/B1/EU_CORE/mux16_4_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux16_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r3&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_sp&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_di&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_di_14</twBEL></twPathDel><twLogDel>4.507</twLogDel><twRouteDel>7.088</twRouteDel><twTotDel>11.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.755</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_di_14</twDest><twTotPathDel>11.566</twTotPathDel><twClkSkew dest = "0.330" src = "0.401">0.071</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_di_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp><twBEL>sys_inst/B1/EU_CORE/mux16_51</twBEL><twBEL>sys_inst/B1/EU_CORE/mux16_4_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux16_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r3&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_sp&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_di&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_di_14</twBEL></twPathDel><twLogDel>4.718</twLogDel><twRouteDel>6.848</twRouteDel><twTotDel>11.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.711</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_di_14</twDest><twTotPathDel>11.512</twTotPathDel><twClkSkew dest = "0.330" src = "0.411">0.081</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_di_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y24.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_5</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r3&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_sp&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_di&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_di_14</twBEL></twPathDel><twLogDel>4.731</twLogDel><twRouteDel>6.781</twRouteDel><twTotDel>11.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_8 (SLICE_X42Y48.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">sys_inst/B1/BIU_CORE/biu_register_ds_8</twSrc><twDest BELType="FF">sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_8</twDest><twTotPathDel>0.314</twTotPathDel><twClkSkew dest = "0.046" src = "0.043">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/BIU_CORE/biu_register_ds_8</twSrc><twDest BELType='FF'>sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X43Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_ds&lt;11&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/biu_register_ds_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.216</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_ds&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y48.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.100</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_ds_d2&lt;13&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_8</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_8 (SLICE_X38Y51.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.339</twSlack><twSrc BELType="FF">sys_inst/B1/BIU_CORE/biu_register_ss_8</twSrc><twDest BELType="FF">sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_8</twDest><twTotPathDel>0.333</twTotPathDel><twClkSkew dest = "0.110" src = "0.116">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/BIU_CORE/biu_register_ss_8</twSrc><twDest BELType='FF'>sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X40Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_ss&lt;11&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/biu_register_ss_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y51.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_ss&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y51.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.100</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_ss_d2&lt;12&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_8</twBEL></twPathDel><twLogDel>0.100</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_15 (SLICE_X42Y50.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.345</twSlack><twSrc BELType="FF">sys_inst/B1/BIU_CORE/biu_register_cs_15</twSrc><twDest BELType="FF">sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_15</twDest><twTotPathDel>0.360</twTotPathDel><twClkSkew dest = "0.133" src = "0.118">-0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/BIU_CORE/biu_register_cs_15</twSrc><twDest BELType='FF'>sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X40Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_cs&lt;15&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/biu_register_cs_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y50.BI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_cs&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y50.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_cs_d2&lt;12&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_15</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA" logResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA" locationPin="RAMB16_X2Y26.CLKA" clockNet="clk_100"/><twPinLimit anchorID="125" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA" logResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA" locationPin="RAMB16_X2Y22.CLKA" clockNet="clk_100"/><twPinLimit anchorID="126" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA" logResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA" locationPin="RAMB16_X2Y20.CLKA" clockNet="clk_100"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;clock_50_i&quot; 20ns HIGH 50%;" ScopeName="">TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /         0.571428571 HIGH 50%;</twConstName><twItemCnt>43480</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1401</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.618</twMinPer></twConstHead><twPathRptBanner iPaths="1070" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b (RAMB8_X0Y29.DIADI2), 1070 paths
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.382</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twDest><twTotPathDel>20.505</twTotPathDel><twClkSkew dest = "0.482" src = "0.447">-0.035</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y29.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.567</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y29.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twBEL></twPathDel><twLogDel>3.229</twLogDel><twRouteDel>17.276</twRouteDel><twTotDel>20.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.478</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twDest><twTotPathDel>20.409</twTotPathDel><twClkSkew dest = "0.482" src = "0.447">-0.035</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N1099</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>N1099</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y29.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.567</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y29.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twBEL></twPathDel><twLogDel>3.440</twLogDel><twRouteDel>16.969</twRouteDel><twTotDel>20.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.513</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twDest><twTotPathDel>20.374</twTotPathDel><twClkSkew dest = "0.482" src = "0.447">-0.035</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y29.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.567</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y29.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twBEL></twPathDel><twLogDel>3.244</twLogDel><twRouteDel>17.130</twRouteDel><twTotDel>20.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1073" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (SLICE_X12Y58.C4), 1073 paths
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.541</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>20.285</twTotPathDel><twClkSkew dest = "0.421" src = "0.447">0.026</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.726</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.532</twLogDel><twRouteDel>16.753</twRouteDel><twTotDel>20.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.637</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>20.189</twTotPathDel><twClkSkew dest = "0.421" src = "0.447">0.026</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N1099</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>N1099</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.726</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.743</twLogDel><twRouteDel>16.446</twRouteDel><twTotDel>20.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.672</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>20.154</twTotPathDel><twClkSkew dest = "0.421" src = "0.447">0.026</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.726</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.547</twLogDel><twRouteDel>16.607</twRouteDel><twTotDel>20.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1070" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a (RAMB8_X0Y28.DIADI2), 1070 paths
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.567</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a</twDest><twTotPathDel>20.318</twTotPathDel><twClkSkew dest = "0.480" src = "0.447">-0.033</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y28.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.380</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y28.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a</twBEL></twPathDel><twLogDel>3.229</twLogDel><twRouteDel>17.089</twRouteDel><twTotDel>20.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.663</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a</twDest><twTotPathDel>20.222</twTotPathDel><twClkSkew dest = "0.480" src = "0.447">-0.033</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N1099</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>N1099</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y28.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.380</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y28.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a</twBEL></twPathDel><twLogDel>3.440</twLogDel><twRouteDel>16.782</twRouteDel><twTotDel>20.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.698</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a</twDest><twTotPathDel>20.187</twTotPathDel><twClkSkew dest = "0.480" src = "0.447">-0.033</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y28.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.380</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y28.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a</twBEL></twPathDel><twLogDel>3.244</twLogDel><twRouteDel>16.943</twRouteDel><twTotDel>20.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /
        0.571428571 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP (SLICE_X10Y56.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP</twDest><twTotPathDel>0.361</twTotPathDel><twClkSkew dest = "0.208" src = "0.207">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X11Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.DI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y56.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_3 (SLICE_X24Y61.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_2</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_3</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_2</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X24Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.085</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/Mcount_hsc_xor&lt;3&gt;11</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.085</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>79.1</twPctLog><twPctRoute>20.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_4 (SLICE_X16Y46.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_4</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_4</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew dest = "0.051" src = "0.049">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_4</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X17Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y46.AX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_4</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="152"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /
        0.571428571 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="153" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="31.430" period="35.000" constraintValue="35.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="clk_28_571"/><twPinLimit anchorID="154" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="31.430" period="35.000" constraintValue="35.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="clk_28_571"/><twPinLimit anchorID="155" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="31.430" period="35.000" constraintValue="35.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="clk_28_571"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="156"><twConstRollup name="TS_clk50" fullName="TS_clk50 = PERIOD TIMEGRP &quot;clock_50_i&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="23.868" errors="0" errorRollup="219" items="0" itemsRollup="19582712"/><twConstRollup name="TS_dcm_system_clkout3" fullName="TS_dcm_system_clkout3 = PERIOD TIMEGRP &quot;dcm_system_clkout3&quot; TS_clk50 /         0.071428571 HIGH 50%;" type="child" depth="1" requirement="280.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout1" fullName="TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="22.370" actualRollup="N/A" errors="128" errorRollup="0" items="19327723" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout0" fullName="TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH         50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="11.934" actualRollup="N/A" errors="91" errorRollup="0" items="211509" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout2" fullName="TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /         0.571428571 HIGH 50%;" type="child" depth="1" requirement="35.000" prefType="period" actual="20.618" actualRollup="N/A" errors="0" errorRollup="0" items="43480" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="157">2</twUnmetConstCnt><twDataSheet anchorID="158" twNameLen="15"><twClk2SUList anchorID="159" twDestWidth="10"><twDest>clock_50_i</twDest><twClk2SU><twSrc>clock_50_i</twSrc><twRiseRise>20.618</twRiseRise><twFallRise>9.482</twFallRise><twRiseFall>5.236</twRiseFall><twFallFall>8.653</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="160"><twErrCnt>219</twErrCnt><twScore>106115</twScore><twSetupScore>106115</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>30472657</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>31987</twConnCnt></twConstCov><twStats anchorID="161"><twMinPer>22.370</twMinPer><twFootnote number="1" /><twMaxFreq>44.703</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar 28 14:15:56 2023 </twTimestamp></twFoot><twClientInfo anchorID="162"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4741 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
