{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539341691336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539341691337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 12 07:54:51 2018 " "Processing started: Fri Oct 12 07:54:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539341691337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539341691337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off int2fp -c int2fp " "Command: quartus_map --read_settings_files=on --write_settings_files=off int2fp -c int2fp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539341691337 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539341691874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_int2fp.vhd 24 12 " "Found 24 design units, including 12 entities, in source file alt_int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_int2fp_altbarrel_shift_brf-RTL " "Found design unit 1: alt_int2fp_altbarrel_shift_brf-RTL" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_int2fp_altpriority_encoder_3e8-RTL " "Found design unit 2: alt_int2fp_altpriority_encoder_3e8-RTL" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_int2fp_altpriority_encoder_6e8-RTL " "Found design unit 3: alt_int2fp_altpriority_encoder_6e8-RTL" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_int2fp_altpriority_encoder_be8-RTL " "Found design unit 4: alt_int2fp_altpriority_encoder_be8-RTL" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 447 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_int2fp_altpriority_encoder_rf8-RTL " "Found design unit 5: alt_int2fp_altpriority_encoder_rf8-RTL" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_int2fp_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_int2fp_altpriority_encoder_3v7-RTL" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_int2fp_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_int2fp_altpriority_encoder_6v7-RTL" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 602 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_int2fp_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_int2fp_altpriority_encoder_bv7-RTL" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_int2fp_altpriority_encoder_r08-RTL " "Found design unit 9: alt_int2fp_altpriority_encoder_r08-RTL" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 722 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_int2fp_altpriority_encoder_qb6-RTL " "Found design unit 10: alt_int2fp_altpriority_encoder_qb6-RTL" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_int2fp_altfp_convert_hvn-RTL " "Found design unit 11: alt_int2fp_altfp_convert_hvn-RTL" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 854 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_int2fp-RTL " "Found design unit 12: alt_int2fp-RTL" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1450 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_int2fp_altbarrel_shift_brf " "Found entity 1: alt_int2fp_altbarrel_shift_brf" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_int2fp_altpriority_encoder_3e8 " "Found entity 2: alt_int2fp_altpriority_encoder_3e8" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_int2fp_altpriority_encoder_6e8 " "Found entity 3: alt_int2fp_altpriority_encoder_6e8" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_int2fp_altpriority_encoder_be8 " "Found entity 4: alt_int2fp_altpriority_encoder_be8" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_int2fp_altpriority_encoder_rf8 " "Found entity 5: alt_int2fp_altpriority_encoder_rf8" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_int2fp_altpriority_encoder_3v7 " "Found entity 6: alt_int2fp_altpriority_encoder_3v7" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_int2fp_altpriority_encoder_6v7 " "Found entity 7: alt_int2fp_altpriority_encoder_6v7" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_int2fp_altpriority_encoder_bv7 " "Found entity 8: alt_int2fp_altpriority_encoder_bv7" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_int2fp_altpriority_encoder_r08 " "Found entity 9: alt_int2fp_altpriority_encoder_r08" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_int2fp_altpriority_encoder_qb6 " "Found entity 10: alt_int2fp_altpriority_encoder_qb6" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_int2fp_altfp_convert_hvn " "Found entity 11: alt_int2fp_altfp_convert_hvn" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_int2fp " "Found entity 12: alt_int2fp" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539341692668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int2fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int2fp-behavioral " "Found design unit 1: int2fp-behavioral" {  } { { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692673 ""} { "Info" "ISGN_ENTITY_NAME" "1 int2fp " "Found entity 1: int2fp" {  } { { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539341692673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_int2fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_conv-behavioral " "Found design unit 1: tb_conv-behavioral" {  } { { "tb_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/tb_int2fp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692681 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_conv " "Found entity 1: tb_conv" {  } { { "tb_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/tb_int2fp.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341692681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539341692681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "int2fp " "Elaborating entity \"int2fp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539341692834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp alt_int2fp:alt_int2fp_inst " "Elaborating entity \"alt_int2fp\" for hierarchy \"alt_int2fp:alt_int2fp_inst\"" {  } { { "int2fp.vhd" "alt_int2fp_inst" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341692878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altfp_convert_hvn alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component " "Elaborating entity \"alt_int2fp_altfp_convert_hvn\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\"" {  } { { "alt_int2fp.vhd" "alt_int2fp_altfp_convert_hvn_component" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341692894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altbarrel_shift_brf alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altbarrel_shift_brf:altbarrel_shift5 " "Elaborating entity \"alt_int2fp_altbarrel_shift_brf\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altbarrel_shift_brf:altbarrel_shift5\"" {  } { { "alt_int2fp.vhd" "altbarrel_shift5" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341692943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_qb6 alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"alt_int2fp_altpriority_encoder_qb6\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "alt_int2fp.vhd" "altpriority_encoder2" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341692988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_rf8 alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"alt_int2fp_altpriority_encoder_rf8\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "alt_int2fp.vhd" "altpriority_encoder10" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_be8 alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"alt_int2fp_altpriority_encoder_be8\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "alt_int2fp.vhd" "altpriority_encoder11" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_6e8 alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"alt_int2fp_altpriority_encoder_6e8\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "alt_int2fp.vhd" "altpriority_encoder13" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_3e8 alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\|alt_int2fp_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"alt_int2fp_altpriority_encoder_3e8\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\|alt_int2fp_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "alt_int2fp.vhd" "altpriority_encoder15" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_r08 alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"alt_int2fp_altpriority_encoder_r08\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "alt_int2fp.vhd" "altpriority_encoder9" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_bv7 alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"alt_int2fp_altpriority_encoder_bv7\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "alt_int2fp.vhd" "altpriority_encoder17" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_6v7 alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"alt_int2fp_altpriority_encoder_6v7\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "alt_int2fp.vhd" "altpriority_encoder19" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_3v7 alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\|alt_int2fp_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"alt_int2fp_altpriority_encoder_3v7\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\|alt_int2fp_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "alt_int2fp.vhd" "altpriority_encoder21" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\"" {  } { { "alt_int2fp.vhd" "add_sub1" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\"" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539341693242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693243 ""}  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539341693243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kui " "Found entity 1: add_sub_kui" {  } { { "db/add_sub_kui.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/db/add_sub_kui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341693306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539341693306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kui alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\|add_sub_kui:auto_generated " "Elaborating entity \"add_sub_kui\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\|add_sub_kui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\"" {  } { { "alt_int2fp.vhd" "add_sub3" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\"" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1364 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539341693328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693328 ""}  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1364 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539341693328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ui " "Found entity 1: add_sub_9ui" {  } { { "db/add_sub_9ui.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/db/add_sub_9ui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341693389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539341693389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ui alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\|add_sub_9ui:auto_generated " "Elaborating entity \"add_sub_9ui\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\|add_sub_9ui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\"" {  } { { "alt_int2fp.vhd" "add_sub6" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\"" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1376 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539341693409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693409 ""}  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1376 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539341693409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_edj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_edj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_edj " "Found entity 1: add_sub_edj" {  } { { "db/add_sub_edj.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/db/add_sub_edj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341693469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539341693469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_edj alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated " "Elaborating entity \"add_sub_edj\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\"" {  } { { "alt_int2fp.vhd" "add_sub7" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\"" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1389 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539341693488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693488 ""}  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1389 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539341693488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\"" {  } { { "alt_int2fp.vhd" "add_sub8" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\"" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539341693501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693501 ""}  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539341693501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ti " "Found entity 1: add_sub_8ti" {  } { { "db/add_sub_8ti.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/db/add_sub_8ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341693562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539341693562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ti alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\|add_sub_8ti:auto_generated " "Elaborating entity \"add_sub_8ti\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\|add_sub_8ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\"" {  } { { "alt_int2fp.vhd" "cmpr4" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\"" {  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1420 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539341693602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693602 ""}  } { { "alt_int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/alt_int2fp.vhd" 1420 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539341693602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vth " "Found entity 1: cmpr_vth" {  } { { "db/cmpr_vth.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/db/cmpr_vth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539341693662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539341693662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vth alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\|cmpr_vth:auto_generated " "Elaborating entity \"cmpr_vth\" for hierarchy \"alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\|cmpr_vth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539341693663 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1539341694631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539341695135 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539341695135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "417 " "Implemented 417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539341695343 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539341695343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "350 " "Implemented 350 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539341695343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539341695343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539341695385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 12 07:54:55 2018 " "Processing ended: Fri Oct 12 07:54:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539341695385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539341695385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539341695385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539341695385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539341696547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539341696548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 12 07:54:56 2018 " "Processing started: Fri Oct 12 07:54:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539341696548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1539341696548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off int2fp -c int2fp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off int2fp -c int2fp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1539341696548 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1539341696676 ""}
{ "Info" "0" "" "Project  = int2fp" {  } {  } 0 0 "Project  = int2fp" 0 0 "Fitter" 0 0 1539341696677 ""}
{ "Info" "0" "" "Revision = int2fp" {  } {  } 0 0 "Revision = int2fp" 0 0 "Fitter" 0 0 1539341696677 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1539341696807 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "int2fp EP2C5AF256A7 " "Selected device EP2C5AF256A7 for design \"int2fp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1539341696817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539341696837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539341696838 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1539341697058 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1539341697079 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256A7 " "Device EP2C8AF256A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539341697361 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1539341697361 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 817 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539341697369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 818 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539341697369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 819 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539341697369 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1539341697369 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[0\] " "Pin fp_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[0] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[1\] " "Pin fp_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[1] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[2\] " "Pin fp_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[2] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[3\] " "Pin fp_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[3] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[4\] " "Pin fp_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[4] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[5\] " "Pin fp_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[5] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[6\] " "Pin fp_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[6] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[7\] " "Pin fp_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[7] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[8\] " "Pin fp_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[8] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[9\] " "Pin fp_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[9] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[10\] " "Pin fp_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[10] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[11\] " "Pin fp_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[11] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[12\] " "Pin fp_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[12] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[13\] " "Pin fp_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[13] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[14\] " "Pin fp_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[14] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[15\] " "Pin fp_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[15] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[16\] " "Pin fp_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[16] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[17\] " "Pin fp_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[17] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[18\] " "Pin fp_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[18] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[19\] " "Pin fp_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[19] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[20\] " "Pin fp_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[20] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[21\] " "Pin fp_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[21] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[22\] " "Pin fp_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[22] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[23\] " "Pin fp_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[23] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[24\] " "Pin fp_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[24] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[25\] " "Pin fp_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[25] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[26\] " "Pin fp_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[26] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[27\] " "Pin fp_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[27] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[28\] " "Pin fp_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[28] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[29\] " "Pin fp_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[29] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[30\] " "Pin fp_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[30] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fp_out\[31\] " "Pin fp_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fp_out[31] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fp_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Pin en not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[1\] " "Pin int_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[1] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[0\] " "Pin int_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[0] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[31\] " "Pin int_in\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[31] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[30\] " "Pin int_in\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[30] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[29\] " "Pin int_in\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[29] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[28\] " "Pin int_in\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[28] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[27\] " "Pin int_in\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[27] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[26\] " "Pin int_in\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[26] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[25\] " "Pin int_in\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[25] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[24\] " "Pin int_in\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[24] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[23\] " "Pin int_in\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[23] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[22\] " "Pin int_in\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[22] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[21\] " "Pin int_in\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[21] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[20\] " "Pin int_in\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[20] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[19\] " "Pin int_in\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[19] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[18\] " "Pin int_in\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[18] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[17\] " "Pin int_in\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[17] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[16\] " "Pin int_in\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[16] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[15\] " "Pin int_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[15] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[14\] " "Pin int_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[14] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[13\] " "Pin int_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[13] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[12\] " "Pin int_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[12] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[11\] " "Pin int_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[11] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[10\] " "Pin int_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[10] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[9\] " "Pin int_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[9] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[8\] " "Pin int_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[8] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[7\] " "Pin int_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[7] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[6\] " "Pin int_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[6] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[5\] " "Pin int_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[5] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[4\] " "Pin int_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[4] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[3\] " "Pin int_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[3] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_in\[2\] " "Pin int_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { int_in[2] } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539341697425 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1539341697425 ""}
{ "Info" "ISTA_SDC_FOUND" "int2fp.sdc " "Reading SDC File: 'int2fp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1539341697597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "int2fp.sdc 26 clock_sig port " "Ignored filter at int2fp.sdc(26): clock_sig could not be matched with a port" {  } { { "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.sdc" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1539341697602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock int2fp.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at int2fp.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clock\" -period 20.000ns \[get_ports \{clock_sig\}\] -waveform \{0.000 10.000\} " "create_clock -name \"clock\" -period 20.000ns \[get_ports \{clock_sig\}\] -waveform \{0.000 10.000\}" {  } { { "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.sdc" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1539341697605 ""}  } { { "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.sdc" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1539341697605 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1539341697607 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1539341697615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539341697644 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539341697644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN H1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node rst (placed in PIN H1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539341697644 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "int2fp.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539341697644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1539341697733 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1539341697734 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1539341697734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539341697735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539341697736 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1539341697737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1539341697738 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1539341697738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1539341697755 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1539341697756 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1539341697756 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 3.3V 33 32 0 " "Number of I/O pins in group: 65 (unused VREF, 3.3V VCCIO, 33 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1539341697758 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1539341697758 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1539341697758 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1539341697759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1539341697759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1539341697759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1539341697759 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1539341697759 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1539341697759 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539341697785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1539341698206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539341698357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1539341698368 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1539341698996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539341698996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1539341699070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1539341699469 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1539341699469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539341699764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1539341699765 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1539341699765 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1539341699778 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539341699782 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[0\] 0 " "Pin \"fp_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[1\] 0 " "Pin \"fp_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[2\] 0 " "Pin \"fp_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[3\] 0 " "Pin \"fp_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[4\] 0 " "Pin \"fp_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[5\] 0 " "Pin \"fp_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[6\] 0 " "Pin \"fp_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[7\] 0 " "Pin \"fp_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[8\] 0 " "Pin \"fp_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[9\] 0 " "Pin \"fp_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[10\] 0 " "Pin \"fp_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[11\] 0 " "Pin \"fp_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[12\] 0 " "Pin \"fp_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[13\] 0 " "Pin \"fp_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[14\] 0 " "Pin \"fp_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[15\] 0 " "Pin \"fp_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[16\] 0 " "Pin \"fp_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[17\] 0 " "Pin \"fp_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[18\] 0 " "Pin \"fp_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[19\] 0 " "Pin \"fp_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[20\] 0 " "Pin \"fp_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[21\] 0 " "Pin \"fp_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[22\] 0 " "Pin \"fp_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[23\] 0 " "Pin \"fp_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[24\] 0 " "Pin \"fp_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[25\] 0 " "Pin \"fp_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[26\] 0 " "Pin \"fp_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[27\] 0 " "Pin \"fp_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[28\] 0 " "Pin \"fp_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[29\] 0 " "Pin \"fp_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[30\] 0 " "Pin \"fp_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fp_out\[31\] 0 " "Pin \"fp_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539341699790 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1539341699790 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539341699923 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539341699953 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539341700088 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539341700217 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1539341700263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/output_files/int2fp.fit.smsg " "Generated suppressed messages file C:/Users/Victor Santos/Documents/FPGA/library/int2fp/output_files/int2fp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1539341700410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539341700662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 12 07:55:00 2018 " "Processing ended: Fri Oct 12 07:55:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539341700662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539341700662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539341700662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1539341700662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1539341701702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539341701703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 12 07:55:01 2018 " "Processing started: Fri Oct 12 07:55:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539341701703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1539341701703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off int2fp -c int2fp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off int2fp -c int2fp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1539341701703 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1539341702173 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1539341702192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539341702628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 12 07:55:02 2018 " "Processing ended: Fri Oct 12 07:55:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539341702628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539341702628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539341702628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1539341702628 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1539341703389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1539341703968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539341703968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 12 07:55:03 2018 " "Processing started: Fri Oct 12 07:55:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539341703968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539341703968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta int2fp -c int2fp " "Command: quartus_sta int2fp -c int2fp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539341703969 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1539341704098 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539341704266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1539341704291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1539341704291 ""}
{ "Info" "ISTA_SDC_FOUND" "int2fp.sdc " "Reading SDC File: 'int2fp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1539341704397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "int2fp.sdc 26 clock_sig port " "Ignored filter at int2fp.sdc(26): clock_sig could not be matched with a port" {  } { { "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.sdc" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1539341704400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock int2fp.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at int2fp.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clock\" -period 20.000ns \[get_ports \{clock_sig\}\] -waveform \{0.000 10.000\} " "create_clock -name \"clock\" -period 20.000ns \[get_ports \{clock_sig\}\] -waveform \{0.000 10.000\}" {  } { { "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.sdc" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704401 ""}  } { { "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.sdc" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/int2fp/int2fp.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1539341704401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1539341704409 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704409 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704409 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1539341704414 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1539341704430 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1539341704443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.409 " "Worst-case setup slack is -3.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.409      -278.393 clk  " "   -3.409      -278.393 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539341704451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.634 " "Worst-case hold slack is 0.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634         0.000 clk  " "    0.634         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539341704458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1539341704465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1539341704470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -292.467 clk  " "   -1.631      -292.467 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539341704476 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1539341704544 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1539341704546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1539341704563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.528 " "Worst-case setup slack is -0.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.528       -15.963 clk  " "   -0.528       -15.963 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539341704570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.223 " "Worst-case hold slack is 0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223         0.000 clk  " "    0.223         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539341704578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1539341704718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1539341704856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -239.380 clk  " "   -1.380      -239.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539341704864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539341704864 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1539341704922 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1539341704957 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1539341704958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539341705058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 12 07:55:05 2018 " "Processing ended: Fri Oct 12 07:55:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539341705058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539341705058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539341705058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539341705058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539341706047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539341706048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 12 07:55:05 2018 " "Processing started: Fri Oct 12 07:55:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539341706048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539341706048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off int2fp -c int2fp " "Command: quartus_eda --read_settings_files=off --write_settings_files=off int2fp -c int2fp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539341706048 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "int2fp.vho\", \"int2fp_fast.vho int2fp_vhd.sdo int2fp_vhd_fast.sdo C:/Users/Victor Santos/Documents/FPGA/library/int2fp/simulation/modelsim/ simulation " "Generated files \"int2fp.vho\", \"int2fp_fast.vho\", \"int2fp_vhd.sdo\" and \"int2fp_vhd_fast.sdo\" in directory \"C:/Users/Victor Santos/Documents/FPGA/library/int2fp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1539341706624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539341706679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 12 07:55:06 2018 " "Processing ended: Fri Oct 12 07:55:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539341706679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539341706679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539341706679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539341706679 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539341707281 ""}
