{"vcs1":{"timestamp_begin":1737144558.574113675, "rt":0.47, "ut":0.27, "st":0.17}}
{"vcselab":{"timestamp_begin":1737144559.139016730, "rt":0.57, "ut":0.42, "st":0.15}}
{"link":{"timestamp_begin":1737144559.785545688, "rt":0.25, "ut":0.19, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737144557.885827793}
{"VCS_COMP_START_TIME": 1737144557.885827793}
{"VCS_COMP_END_TIME": 1737144560.121118571}
{"VCS_USER_OPTIONS": "-full64 -licqueue -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog design.sv testbench.sv"}
{"vcs1": {"peak_mem": 349384}}
{"vcselab": {"peak_mem": 233752}}
