# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do TYPE_OF_FRAME_BLOCK_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/UFPE/7\ Periodo/Redes\ Automotivas/Projeto\ /CANDecoder/TYPE_OF_FRAME_BLOCK {E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/TYPE_OF_FRAME_BLOCK/TYPE_OF_FRAME_BLOCK.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:53 on Nov 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/TYPE_OF_FRAME_BLOCK" E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/TYPE_OF_FRAME_BLOCK/TYPE_OF_FRAME_BLOCK.v 
# -- Compiling module TYPE_OF_FRAME_BLOCK
# 
# Top level modules:
# 	TYPE_OF_FRAME_BLOCK
# End time: 18:41:53 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/TYPE_OF_FRAME_BLOCK/TYPE_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:08 on Nov 18,2017
# vlog -reportprogress 300 -work work E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/TYPE_OF_FRAME_BLOCK/TYPE_TB.v 
# -- Compiling module TYPE_TB
# 
# Top level modules:
# 	TYPE_TB
# End time: 18:42:08 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.TYPE_TB
# vsim work.TYPE_TB 
# Start time: 18:42:13 on Nov 18,2017
# Loading work.TYPE_TB
# Loading work.TYPE_OF_FRAME_BLOCK
add wave -position end  sim:/TYPE_TB/reset
add wave -position end  sim:/TYPE_TB/SP
add wave -position end  sim:/TYPE_TB/EDL
add wave -position end  sim:/TYPE_TB/RTR
add wave -position end  sim:/TYPE_TB/TYPE_FR
run -all
# ** Note: $stop    : E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/TYPE_OF_FRAME_BLOCK/TYPE_TB.v(22)
#    Time: 12 ps  Iteration: 0  Instance: /TYPE_TB
# Break in Module TYPE_TB at E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/TYPE_OF_FRAME_BLOCK/TYPE_TB.v line 22
# End time: 18:42:41 on Nov 18,2017, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
