	component crypto_wallet is
		port (
			buttons_pi_export : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			clk_clk           : in    std_logic                     := 'X';             -- clk
			epcs_dclk         : out   std_logic;                                        -- dclk
			epcs_sce          : out   std_logic;                                        -- sce
			epcs_sdo          : out   std_logic;                                        -- sdo
			epcs_data0        : in    std_logic                     := 'X';             -- data0
			led_po_export     : out   std_logic_vector(7 downto 0);                     -- export
			reset_reset_n     : in    std_logic                     := 'X';             -- reset_n
			sdram_addr        : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba          : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n       : out   std_logic;                                        -- cas_n
			sdram_cke         : out   std_logic;                                        -- cke
			sdram_cs_n        : out   std_logic;                                        -- cs_n
			sdram_dq          : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm         : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n       : out   std_logic;                                        -- ras_n
			sdram_we_n        : out   std_logic;                                        -- we_n
			switch_pi_export  : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			uart_0_rxd        : in    std_logic                     := 'X';             -- rxd
			uart_0_txd        : out   std_logic                                         -- txd
		);
	end component crypto_wallet;

