5 18 1fd81 4 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (generate8.vcd) 2 -o (generate8.cdd) 2 -v (generate8.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate8.v 1 26 1 
1 A 1 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
3 1 main.u$0 "main.u$0" 0 generate8.v 7 14 1 
2 1 9 9 9 d0011 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 1 1 0 0 1
3 0 foo "main.u$0.f" 0 generate8.v 30 34 1 
1 a 2 32 1070004 1 0 0 0 1 17 0 1 0 1 0 0
3 1 main.u$0.u$1 "main.u$0.u$1" 0 generate8.v 9 13 1 
2 2 10 10 10 130016 1 0 21004 0 0 1 16 0 0
2 3 10 10 10 d000f 0 1 1410 0 0 1 1 f.a
2 4 10 10 10 d0016 1 37 16 2 3
2 5 11 11 11 e000f 1 0 1008 0 0 32 48 a 0
2 6 11 11 11 d000f 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 12 12 12 130016 1 0 21008 0 0 1 16 1 0
2 8 12 12 12 d000f 0 1 1410 0 0 1 1 f.a
2 9 12 12 12 d0016 1 37 1a 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 1 main.u$2 "main.u$2" 0 generate8.v 17 24 1 
