
../repos/sgerbino-table-2fdd8d0/bin/table_validator_test:     file format elf32-littlearm


Disassembly of section .init:

00011f9c <.init>:
   11f9c:	push	{r3, lr}
   11fa0:	bl	120ac <_start@@Base+0x3c>
   11fa4:	pop	{r3, pc}

Disassembly of section .plt:

00011fa8 <strcmp@plt-0x14>:
   11fa8:	push	{lr}		; (str lr, [sp, #-4]!)
   11fac:	ldr	lr, [pc, #4]	; 11fb8 <strcmp@plt-0x4>
   11fb0:	add	lr, pc, lr
   11fb4:	ldr	pc, [lr, #8]!
   11fb8:	andeq	r4, r1, r8, asr #32

00011fbc <strcmp@plt>:
   11fbc:	add	ip, pc, #0, 12
   11fc0:	add	ip, ip, #20, 20	; 0x14000
   11fc4:	ldr	pc, [ip, #72]!	; 0x48

00011fc8 <printf@plt>:
   11fc8:	add	ip, pc, #0, 12
   11fcc:	add	ip, ip, #20, 20	; 0x14000
   11fd0:	ldr	pc, [ip, #64]!	; 0x40

00011fd4 <free@plt>:
   11fd4:	add	ip, pc, #0, 12
   11fd8:	add	ip, ip, #20, 20	; 0x14000
   11fdc:	ldr	pc, [ip, #56]!	; 0x38

00011fe0 <time@plt>:
   11fe0:	add	ip, pc, #0, 12
   11fe4:	add	ip, ip, #20, 20	; 0x14000
   11fe8:	ldr	pc, [ip, #48]!	; 0x30

00011fec <realloc@plt>:
   11fec:	add	ip, pc, #0, 12
   11ff0:	add	ip, ip, #20, 20	; 0x14000
   11ff4:	ldr	pc, [ip, #40]!	; 0x28

00011ff8 <strcpy@plt>:
   11ff8:	add	ip, pc, #0, 12
   11ffc:	add	ip, ip, #20, 20	; 0x14000
   12000:	ldr	pc, [ip, #32]!

00012004 <malloc@plt>:
   12004:	add	ip, pc, #0, 12
   12008:	add	ip, ip, #20, 20	; 0x14000
   1200c:	ldr	pc, [ip, #24]!

00012010 <__libc_start_main@plt>:
   12010:	add	ip, pc, #0, 12
   12014:	add	ip, ip, #20, 20	; 0x14000
   12018:	ldr	pc, [ip, #16]!

0001201c <__gmon_start__@plt>:
   1201c:	add	ip, pc, #0, 12
   12020:	add	ip, ip, #20, 20	; 0x14000
   12024:	ldr	pc, [ip, #8]!

00012028 <strlen@plt>:
   12028:	add	ip, pc, #0, 12
   1202c:	add	ip, ip, #20, 20	; 0x14000
   12030:	ldr	pc, [ip, #0]!

00012034 <srand@plt>:
   12034:	add	ip, pc, #0, 12
   12038:	add	ip, ip, #77824	; 0x13000
   1203c:	ldr	pc, [ip, #4088]!	; 0xff8

00012040 <snprintf@plt>:
   12040:	add	ip, pc, #0, 12
   12044:	add	ip, ip, #77824	; 0x13000
   12048:	ldr	pc, [ip, #4080]!	; 0xff0

0001204c <__isoc99_sscanf@plt>:
   1204c:	add	ip, pc, #0, 12
   12050:	add	ip, ip, #77824	; 0x13000
   12054:	ldr	pc, [ip, #4072]!	; 0xfe8

00012058 <rand@plt>:
   12058:	add	ip, pc, #0, 12
   1205c:	add	ip, ip, #77824	; 0x13000
   12060:	ldr	pc, [ip, #4064]!	; 0xfe0

00012064 <abort@plt>:
   12064:	add	ip, pc, #0, 12
   12068:	add	ip, ip, #77824	; 0x13000
   1206c:	ldr	pc, [ip, #4056]!	; 0xfd8

Disassembly of section .text:

00012070 <_start@@Base>:
   12070:	mov	fp, #0
   12074:	mov	lr, #0
   12078:	pop	{r1}		; (ldr r1, [sp], #4)
   1207c:	mov	r2, sp
   12080:	push	{r2}		; (str r2, [sp, #-4]!)
   12084:	push	{r0}		; (str r0, [sp, #-4]!)
   12088:	ldr	ip, [pc, #16]	; 120a0 <_start@@Base+0x30>
   1208c:	push	{ip}		; (str ip, [sp, #-4]!)
   12090:	ldr	r0, [pc, #12]	; 120a4 <_start@@Base+0x34>
   12094:	ldr	r3, [pc, #12]	; 120a8 <_start@@Base+0x38>
   12098:	bl	12010 <__libc_start_main@plt>
   1209c:	bl	12064 <abort@plt>
   120a0:	andeq	r4, r1, r4, lsl #28
   120a4:	andeq	r2, r1, r0, ror #2
   120a8:	andeq	r4, r1, r4, lsr #27
   120ac:	ldr	r3, [pc, #20]	; 120c8 <_start@@Base+0x58>
   120b0:	ldr	r2, [pc, #20]	; 120cc <_start@@Base+0x5c>
   120b4:	add	r3, pc, r3
   120b8:	ldr	r2, [r3, r2]
   120bc:	cmp	r2, #0
   120c0:	bxeq	lr
   120c4:	b	1201c <__gmon_start__@plt>
   120c8:	andeq	r3, r1, r4, asr #30
   120cc:	andeq	r0, r0, r8, asr #32
   120d0:	ldr	r0, [pc, #24]	; 120f0 <_start@@Base+0x80>
   120d4:	ldr	r3, [pc, #24]	; 120f4 <_start@@Base+0x84>
   120d8:	cmp	r3, r0
   120dc:	bxeq	lr
   120e0:	ldr	r3, [pc, #16]	; 120f8 <_start@@Base+0x88>
   120e4:	cmp	r3, #0
   120e8:	bxeq	lr
   120ec:	bx	r3
   120f0:	andeq	r6, r2, r4, asr r0
   120f4:	andeq	r6, r2, r4, asr r0
   120f8:	andeq	r0, r0, r0
   120fc:	ldr	r0, [pc, #36]	; 12128 <_start@@Base+0xb8>
   12100:	ldr	r1, [pc, #36]	; 1212c <_start@@Base+0xbc>
   12104:	sub	r1, r1, r0
   12108:	asr	r1, r1, #2
   1210c:	add	r1, r1, r1, lsr #31
   12110:	asrs	r1, r1, #1
   12114:	bxeq	lr
   12118:	ldr	r3, [pc, #16]	; 12130 <_start@@Base+0xc0>
   1211c:	cmp	r3, #0
   12120:	bxeq	lr
   12124:	bx	r3
   12128:	andeq	r6, r2, r4, asr r0
   1212c:	andeq	r6, r2, r4, asr r0
   12130:	andeq	r0, r0, r0
   12134:	push	{r4, lr}
   12138:	ldr	r4, [pc, #24]	; 12158 <_start@@Base+0xe8>
   1213c:	ldrb	r3, [r4]
   12140:	cmp	r3, #0
   12144:	popne	{r4, pc}
   12148:	bl	120d0 <_start@@Base+0x60>
   1214c:	mov	r3, #1
   12150:	strb	r3, [r4]
   12154:	pop	{r4, pc}
   12158:	andeq	r6, r2, r4, asr r0
   1215c:	b	120fc <_start@@Base+0x8c>

00012160 <main@@Base>:
   12160:	push	{r4, r5, r6, r7, fp, lr}
   12164:	add	fp, sp, #16
   12168:	sub	sp, sp, #64	; 0x40
   1216c:	add	r4, sp, #4
   12170:	mov	r0, r4
   12174:	bl	11fe0 <time@plt>
   12178:	bl	12034 <srand@plt>
   1217c:	bl	12058 <rand@plt>
   12180:	mov	r5, r0
   12184:	mov	r0, r4
   12188:	bl	11fe0 <time@plt>
   1218c:	bl	12034 <srand@plt>
   12190:	bl	12058 <rand@plt>
   12194:	add	r4, sp, #8
   12198:	mov	r6, r0
   1219c:	mov	r0, r4
   121a0:	bl	1233c <table_init@@Base>
   121a4:	mov	r0, r4
   121a8:	mov	r1, r5
   121ac:	bl	142bc <table_row_is_valid@@Base>
   121b0:	cmp	r0, #0
   121b4:	beq	121d0 <main@@Base+0x70>
   121b8:	movw	r0, #19988	; 0x4e14
   121bc:	mov	r1, r5
   121c0:	movt	r0, #1
   121c4:	bl	11fc8 <printf@plt>
   121c8:	mvn	r4, #0
   121cc:	b	121d4 <main@@Base+0x74>
   121d0:	mov	r4, #0
   121d4:	add	r0, sp, #8
   121d8:	mov	r1, r6
   121dc:	bl	14280 <table_column_is_valid@@Base>
   121e0:	cmp	r0, #0
   121e4:	beq	121fc <main@@Base+0x9c>
   121e8:	movw	r0, #20015	; 0x4e2f
   121ec:	mov	r1, r6
   121f0:	movt	r0, #1
   121f4:	bl	11fc8 <printf@plt>
   121f8:	mvn	r4, #0
   121fc:	add	r0, sp, #8
   12200:	mov	r1, r5
   12204:	mov	r2, r6
   12208:	bl	142f8 <table_cell_is_valid@@Base>
   1220c:	cmp	r0, #0
   12210:	beq	1222c <main@@Base+0xcc>
   12214:	movw	r0, #20045	; 0x4e4d
   12218:	mov	r1, r5
   1221c:	mov	r2, r6
   12220:	movt	r0, #1
   12224:	bl	11fc8 <printf@plt>
   12228:	mvn	r4, #0
   1222c:	add	r6, sp, #8
   12230:	mov	r0, r6
   12234:	bl	139cc <table_add_row@@Base>
   12238:	mov	r5, r0
   1223c:	mov	r0, r6
   12240:	mov	r1, r5
   12244:	bl	142bc <table_row_is_valid@@Base>
   12248:	cmp	r0, #0
   1224c:	bne	12264 <main@@Base+0x104>
   12250:	movw	r0, #20077	; 0x4e6d
   12254:	mov	r1, r5
   12258:	movt	r0, #1
   1225c:	bl	11fc8 <printf@plt>
   12260:	mvn	r4, #0
   12264:	movw	r1, #20151	; 0x4eb7
   12268:	add	r7, sp, #8
   1226c:	mov	r2, #0
   12270:	movt	r1, #1
   12274:	mov	r0, r7
   12278:	bl	12da4 <table_add_column@@Base>
   1227c:	mov	r6, r0
   12280:	mov	r0, r7
   12284:	mov	r1, r6
   12288:	bl	14280 <table_column_is_valid@@Base>
   1228c:	cmp	r0, #0
   12290:	bne	122a8 <main@@Base+0x148>
   12294:	movw	r0, #20100	; 0x4e84
   12298:	mov	r1, r6
   1229c:	movt	r0, #1
   122a0:	bl	11fc8 <printf@plt>
   122a4:	mvn	r4, #0
   122a8:	add	r0, sp, #8
   122ac:	mov	r1, r5
   122b0:	mov	r2, r6
   122b4:	bl	142f8 <table_cell_is_valid@@Base>
   122b8:	cmp	r0, #0
   122bc:	bne	122d8 <main@@Base+0x178>
   122c0:	movw	r0, #20126	; 0x4e9e
   122c4:	mov	r1, r5
   122c8:	mov	r2, r6
   122cc:	movt	r0, #1
   122d0:	bl	11fc8 <printf@plt>
   122d4:	mvn	r4, #0
   122d8:	add	r0, sp, #8
   122dc:	bl	12398 <table_destroy@@Base>
   122e0:	mov	r0, r4
   122e4:	sub	sp, fp, #16
   122e8:	pop	{r4, r5, r6, r7, fp, pc}

000122ec <table_new@@Base>:
   122ec:	push	{fp, lr}
   122f0:	mov	fp, sp
   122f4:	mov	r0, #56	; 0x38
   122f8:	bl	12004 <malloc@plt>
   122fc:	mov	r1, #0
   12300:	mov	r2, #10
   12304:	mov	r3, #20
   12308:	vmov.i32	q8, #0	; 0x00000000
   1230c:	str	r1, [r0]
   12310:	stmib	r0, {r1, r2}
   12314:	str	r1, [r0, #12]
   12318:	str	r1, [r0, #16]
   1231c:	str	r1, [r0, #20]
   12320:	str	r3, [r0, #24]
   12324:	str	r1, [r0, #28]
   12328:	str	r2, [r0, #48]	; 0x30
   1232c:	str	r1, [r0, #52]	; 0x34
   12330:	add	r1, r0, #32
   12334:	vst1.32	{d16-d17}, [r1]
   12338:	pop	{fp, pc}

0001233c <table_init@@Base>:
   1233c:	mov	r1, #0
   12340:	mov	r2, #10
   12344:	mov	r3, #20
   12348:	vmov.i32	q8, #0	; 0x00000000
   1234c:	str	r1, [r0]
   12350:	stmib	r0, {r1, r2}
   12354:	str	r1, [r0, #12]
   12358:	str	r1, [r0, #16]
   1235c:	str	r1, [r0, #20]
   12360:	str	r3, [r0, #24]
   12364:	str	r1, [r0, #28]
   12368:	str	r2, [r0, #48]	; 0x30
   1236c:	str	r1, [r0, #52]	; 0x34
   12370:	add	r0, r0, #32
   12374:	vst1.32	{d16-d17}, [r0]
   12378:	bx	lr

0001237c <table_delete@@Base>:
   1237c:	push	{r4, sl, fp, lr}
   12380:	add	fp, sp, #8
   12384:	mov	r4, r0
   12388:	bl	12398 <table_destroy@@Base>
   1238c:	mov	r0, r4
   12390:	pop	{r4, sl, fp, lr}
   12394:	b	11fd4 <free@plt>

00012398 <table_destroy@@Base>:
   12398:	cmp	r0, #0
   1239c:	bxeq	lr
   123a0:	push	{r4, r5, r6, sl, fp, lr}
   123a4:	add	fp, sp, #16
   123a8:	mvn	r1, #0
   123ac:	mvn	r2, #0
   123b0:	mov	r3, #64	; 0x40
   123b4:	mov	r4, r0
   123b8:	bl	12c28 <table_notify@@Base>
   123bc:	mov	r0, r4
   123c0:	bl	139c4 <table_get_row_length@@Base>
   123c4:	cmp	r0, #1
   123c8:	blt	123ec <table_destroy@@Base+0x54>
   123cc:	mov	r5, r0
   123d0:	mov	r6, #0
   123d4:	mov	r0, r4
   123d8:	mov	r1, r6
   123dc:	bl	1396c <table_row_destroy@@Base>
   123e0:	add	r6, r6, #1
   123e4:	cmp	r5, r6
   123e8:	bne	123d4 <table_destroy@@Base+0x3c>
   123ec:	ldr	r0, [r4, #16]
   123f0:	cmp	r0, #0
   123f4:	beq	123fc <table_destroy@@Base+0x64>
   123f8:	bl	11fd4 <free@plt>
   123fc:	mov	r0, r4
   12400:	bl	12d1c <table_get_column_length@@Base>
   12404:	cmp	r0, #1
   12408:	blt	1242c <table_destroy@@Base+0x94>
   1240c:	mov	r5, r0
   12410:	mov	r6, #0
   12414:	mov	r0, r4
   12418:	mov	r1, r6
   1241c:	bl	12d04 <table_column_destroy@@Base>
   12420:	add	r6, r6, #1
   12424:	cmp	r5, r6
   12428:	bne	12414 <table_destroy@@Base+0x7c>
   1242c:	ldr	r0, [r4]
   12430:	cmp	r0, #0
   12434:	beq	1243c <table_destroy@@Base+0xa4>
   12438:	bl	11fd4 <free@plt>
   1243c:	ldr	r0, [r4, #36]	; 0x24
   12440:	cmp	r0, #0
   12444:	beq	1244c <table_destroy@@Base+0xb4>
   12448:	bl	11fd4 <free@plt>
   1244c:	ldr	r0, [r4, #40]	; 0x28
   12450:	cmp	r0, #0
   12454:	beq	1245c <table_destroy@@Base+0xc4>
   12458:	bl	11fd4 <free@plt>
   1245c:	ldr	r0, [r4, #44]	; 0x2c
   12460:	cmp	r0, #0
   12464:	pop	{r4, r5, r6, sl, fp, lr}
   12468:	beq	12470 <table_destroy@@Base+0xd8>
   1246c:	b	11fd4 <free@plt>
   12470:	bx	lr

00012474 <table_dupe@@Base>:
   12474:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12478:	add	fp, sp, #28
   1247c:	sub	sp, sp, #12
   12480:	mov	r4, r0
   12484:	bl	139c4 <table_get_row_length@@Base>
   12488:	mov	r8, r0
   1248c:	mov	r0, r4
   12490:	bl	12d1c <table_get_column_length@@Base>
   12494:	mov	r6, r0
   12498:	mov	r0, #56	; 0x38
   1249c:	bl	12004 <malloc@plt>
   124a0:	mov	sl, r0
   124a4:	mov	r5, #0
   124a8:	mov	r0, #10
   124ac:	mov	r1, #20
   124b0:	cmp	r6, #1
   124b4:	vmov.i32	q8, #0	; 0x00000000
   124b8:	str	r5, [sl]
   124bc:	str	r5, [sl, #4]
   124c0:	str	r0, [sl, #8]
   124c4:	str	r5, [sl, #12]
   124c8:	str	r5, [sl, #16]
   124cc:	str	r5, [sl, #20]
   124d0:	str	r1, [sl, #24]
   124d4:	str	r5, [sl, #28]
   124d8:	str	r0, [sl, #48]	; 0x30
   124dc:	add	r0, sl, #32
   124e0:	str	r5, [sl, #52]	; 0x34
   124e4:	vst1.32	{d16-d17}, [r0]
   124e8:	blt	12524 <table_dupe@@Base+0xb0>
   124ec:	mov	r0, r4
   124f0:	mov	r1, r5
   124f4:	bl	12d80 <table_get_column_name@@Base>
   124f8:	mov	r7, r0
   124fc:	mov	r0, r4
   12500:	mov	r1, r5
   12504:	bl	12d90 <table_get_column_data_type@@Base>
   12508:	mov	r2, r0
   1250c:	mov	r0, sl
   12510:	mov	r1, r7
   12514:	bl	12da4 <table_add_column@@Base>
   12518:	add	r5, r5, #1
   1251c:	cmp	r6, r5
   12520:	bne	124ec <table_dupe@@Base+0x78>
   12524:	cmp	r8, #1
   12528:	blt	12990 <table_dupe@@Base+0x51c>
   1252c:	mov	r5, #0
   12530:	add	r9, sp, #8
   12534:	mov	r0, sl
   12538:	bl	139cc <table_add_row@@Base>
   1253c:	cmp	r6, #1
   12540:	blt	12984 <table_dupe@@Base+0x510>
   12544:	mov	r7, #0
   12548:	mov	r0, r4
   1254c:	mov	r1, r7
   12550:	bl	12d90 <table_get_column_data_type@@Base>
   12554:	cmp	r0, #23
   12558:	bhi	12978 <table_dupe@@Base+0x504>
   1255c:	add	r1, pc, #0
   12560:	ldr	pc, [r1, r0, lsl #2]
   12564:	andeq	r2, r1, r4, asr #11
   12568:	andeq	r2, r1, ip, ror #11
   1256c:	andeq	r2, r1, r4, lsl r6
   12570:	andeq	r2, r1, ip, lsr r6
   12574:	andeq	r2, r1, r4, ror #12
   12578:	andeq	r2, r1, ip, lsl #13
   1257c:			; <UNDEFINED> instruction: 0x000126b4
   12580:	ldrdeq	r2, [r1], -ip
   12584:	andeq	r2, r1, r4, lsl #14
   12588:	andeq	r2, r1, ip, lsr #14
   1258c:	andeq	r2, r1, r4, asr r7
   12590:	andeq	r2, r1, ip, ror r7
   12594:	andeq	r2, r1, r4, lsr #15
   12598:	andeq	r2, r1, ip, asr #15
   1259c:	strdeq	r2, [r1], -r4
   125a0:	andeq	r2, r1, ip, lsl r8
   125a4:	andeq	r2, r1, r4, asr #16
   125a8:	andeq	r2, r1, r8, ror #16
   125ac:	andeq	r2, r1, ip, lsl #17
   125b0:			; <UNDEFINED> instruction: 0x000128b0
   125b4:	ldrdeq	r2, [r1], -r8
   125b8:	andeq	r2, r1, r0, lsl #18
   125bc:	andeq	r2, r1, r8, lsr #18
   125c0:	andeq	r2, r1, r0, asr r9
   125c4:	mov	r0, r4
   125c8:	mov	r1, r5
   125cc:	mov	r2, r7
   125d0:	bl	1371c <table_get_int@@Base>
   125d4:	mov	r3, r0
   125d8:	mov	r0, sl
   125dc:	mov	r1, r5
   125e0:	mov	r2, r7
   125e4:	bl	13ec8 <table_set_int@@Base>
   125e8:	b	12978 <table_dupe@@Base+0x504>
   125ec:	mov	r0, r4
   125f0:	mov	r1, r5
   125f4:	mov	r2, r7
   125f8:	bl	13734 <table_get_uint@@Base>
   125fc:	mov	r3, r0
   12600:	mov	r0, sl
   12604:	mov	r1, r5
   12608:	mov	r2, r7
   1260c:	bl	13ef0 <table_set_uint@@Base>
   12610:	b	12978 <table_dupe@@Base+0x504>
   12614:	mov	r0, r4
   12618:	mov	r1, r5
   1261c:	mov	r2, r7
   12620:	bl	1374c <table_get_int8@@Base>
   12624:	mov	r3, r0
   12628:	mov	r0, sl
   1262c:	mov	r1, r5
   12630:	mov	r2, r7
   12634:	bl	13f18 <table_set_int8@@Base>
   12638:	b	12978 <table_dupe@@Base+0x504>
   1263c:	mov	r0, r4
   12640:	mov	r1, r5
   12644:	mov	r2, r7
   12648:	bl	13764 <table_get_uint8@@Base>
   1264c:	mov	r3, r0
   12650:	mov	r0, sl
   12654:	mov	r1, r5
   12658:	mov	r2, r7
   1265c:	bl	13f40 <table_set_uint8@@Base>
   12660:	b	12978 <table_dupe@@Base+0x504>
   12664:	mov	r0, r4
   12668:	mov	r1, r5
   1266c:	mov	r2, r7
   12670:	bl	1377c <table_get_int16@@Base>
   12674:	mov	r3, r0
   12678:	mov	r0, sl
   1267c:	mov	r1, r5
   12680:	mov	r2, r7
   12684:	bl	13f68 <table_set_int16@@Base>
   12688:	b	12978 <table_dupe@@Base+0x504>
   1268c:	mov	r0, r4
   12690:	mov	r1, r5
   12694:	mov	r2, r7
   12698:	bl	13794 <table_get_uint16@@Base>
   1269c:	mov	r3, r0
   126a0:	mov	r0, sl
   126a4:	mov	r1, r5
   126a8:	mov	r2, r7
   126ac:	bl	13f90 <table_set_uint16@@Base>
   126b0:	b	12978 <table_dupe@@Base+0x504>
   126b4:	mov	r0, r4
   126b8:	mov	r1, r5
   126bc:	mov	r2, r7
   126c0:	bl	137ac <table_get_int32@@Base>
   126c4:	mov	r3, r0
   126c8:	mov	r0, sl
   126cc:	mov	r1, r5
   126d0:	mov	r2, r7
   126d4:	bl	13fb8 <table_set_int32@@Base>
   126d8:	b	12978 <table_dupe@@Base+0x504>
   126dc:	mov	r0, r4
   126e0:	mov	r1, r5
   126e4:	mov	r2, r7
   126e8:	bl	137c4 <table_get_uint32@@Base>
   126ec:	mov	r3, r0
   126f0:	mov	r0, sl
   126f4:	mov	r1, r5
   126f8:	mov	r2, r7
   126fc:	bl	13fe0 <table_set_uint32@@Base>
   12700:	b	12978 <table_dupe@@Base+0x504>
   12704:	mov	r0, r4
   12708:	mov	r1, r5
   1270c:	mov	r2, r7
   12710:	bl	137dc <table_get_int64@@Base>
   12714:	stm	sp, {r0, r1}
   12718:	mov	r0, sl
   1271c:	mov	r1, r5
   12720:	mov	r2, r7
   12724:	bl	14008 <table_set_int64@@Base>
   12728:	b	12978 <table_dupe@@Base+0x504>
   1272c:	mov	r0, r4
   12730:	mov	r1, r5
   12734:	mov	r2, r7
   12738:	bl	137f4 <table_get_uint64@@Base>
   1273c:	stm	sp, {r0, r1}
   12740:	mov	r0, sl
   12744:	mov	r1, r5
   12748:	mov	r2, r7
   1274c:	bl	1403c <table_set_uint64@@Base>
   12750:	b	12978 <table_dupe@@Base+0x504>
   12754:	mov	r0, r4
   12758:	mov	r1, r5
   1275c:	mov	r2, r7
   12760:	bl	1380c <table_get_short@@Base>
   12764:	mov	r3, r0
   12768:	mov	r0, sl
   1276c:	mov	r1, r5
   12770:	mov	r2, r7
   12774:	bl	14070 <table_set_short@@Base>
   12778:	b	12978 <table_dupe@@Base+0x504>
   1277c:	mov	r0, r4
   12780:	mov	r1, r5
   12784:	mov	r2, r7
   12788:	bl	13824 <table_get_ushort@@Base>
   1278c:	mov	r3, r0
   12790:	mov	r0, sl
   12794:	mov	r1, r5
   12798:	mov	r2, r7
   1279c:	bl	14098 <table_set_ushort@@Base>
   127a0:	b	12978 <table_dupe@@Base+0x504>
   127a4:	mov	r0, r4
   127a8:	mov	r1, r5
   127ac:	mov	r2, r7
   127b0:	bl	1383c <table_get_long@@Base>
   127b4:	mov	r3, r0
   127b8:	mov	r0, sl
   127bc:	mov	r1, r5
   127c0:	mov	r2, r7
   127c4:	bl	140c0 <table_set_long@@Base>
   127c8:	b	12978 <table_dupe@@Base+0x504>
   127cc:	mov	r0, r4
   127d0:	mov	r1, r5
   127d4:	mov	r2, r7
   127d8:	bl	13854 <table_get_ulong@@Base>
   127dc:	mov	r3, r0
   127e0:	mov	r0, sl
   127e4:	mov	r1, r5
   127e8:	mov	r2, r7
   127ec:	bl	140e8 <table_set_ulong@@Base>
   127f0:	b	12978 <table_dupe@@Base+0x504>
   127f4:	mov	r0, r4
   127f8:	mov	r1, r5
   127fc:	mov	r2, r7
   12800:	bl	1386c <table_get_llong@@Base>
   12804:	stm	sp, {r0, r1}
   12808:	mov	r0, sl
   1280c:	mov	r1, r5
   12810:	mov	r2, r7
   12814:	bl	14110 <table_set_llong@@Base>
   12818:	b	12978 <table_dupe@@Base+0x504>
   1281c:	mov	r0, r4
   12820:	mov	r1, r5
   12824:	mov	r2, r7
   12828:	bl	13884 <table_get_ullong@@Base>
   1282c:	stm	sp, {r0, r1}
   12830:	mov	r0, sl
   12834:	mov	r1, r5
   12838:	mov	r2, r7
   1283c:	bl	14144 <table_set_ullong@@Base>
   12840:	b	12978 <table_dupe@@Base+0x504>
   12844:	mov	r0, r4
   12848:	mov	r1, r5
   1284c:	mov	r2, r7
   12850:	bl	1389c <table_get_float@@Base>
   12854:	mov	r0, sl
   12858:	mov	r1, r5
   1285c:	mov	r2, r7
   12860:	bl	14178 <table_set_float@@Base>
   12864:	b	12978 <table_dupe@@Base+0x504>
   12868:	mov	r0, r4
   1286c:	mov	r1, r5
   12870:	mov	r2, r7
   12874:	bl	138b4 <table_get_double@@Base>
   12878:	mov	r0, sl
   1287c:	mov	r1, r5
   12880:	mov	r2, r7
   12884:	bl	141a0 <table_set_double@@Base>
   12888:	b	12978 <table_dupe@@Base+0x504>
   1288c:	mov	r0, r4
   12890:	mov	r1, r5
   12894:	mov	r2, r7
   12898:	bl	138cc <table_get_ldouble@@Base>
   1289c:	mov	r0, sl
   128a0:	mov	r1, r5
   128a4:	mov	r2, r7
   128a8:	bl	141c8 <table_set_ldouble@@Base>
   128ac:	b	12978 <table_dupe@@Base+0x504>
   128b0:	mov	r0, r4
   128b4:	mov	r1, r5
   128b8:	mov	r2, r7
   128bc:	bl	138e4 <table_get_char@@Base>
   128c0:	mov	r3, r0
   128c4:	mov	r0, sl
   128c8:	mov	r1, r5
   128cc:	mov	r2, r7
   128d0:	bl	14210 <table_set_char@@Base>
   128d4:	b	12978 <table_dupe@@Base+0x504>
   128d8:	mov	r0, r4
   128dc:	mov	r1, r5
   128e0:	mov	r2, r7
   128e4:	bl	138fc <table_get_uchar@@Base>
   128e8:	mov	r3, r0
   128ec:	mov	r0, sl
   128f0:	mov	r1, r5
   128f4:	mov	r2, r7
   128f8:	bl	14238 <table_set_uchar@@Base>
   128fc:	b	12978 <table_dupe@@Base+0x504>
   12900:	mov	r0, r4
   12904:	mov	r1, r5
   12908:	mov	r2, r7
   1290c:	bl	13914 <table_get_string@@Base>
   12910:	mov	r3, r0
   12914:	mov	r0, sl
   12918:	mov	r1, r5
   1291c:	mov	r2, r7
   12920:	bl	141f0 <table_set_string@@Base>
   12924:	b	12978 <table_dupe@@Base+0x504>
   12928:	mov	r0, r4
   1292c:	mov	r1, r5
   12930:	mov	r2, r7
   12934:	bl	13704 <table_get_bool@@Base>
   12938:	mov	r3, r0
   1293c:	mov	r0, sl
   12940:	mov	r1, r5
   12944:	mov	r2, r7
   12948:	bl	13ea0 <table_set_bool@@Base>
   1294c:	b	12978 <table_dupe@@Base+0x504>
   12950:	mov	r0, r4
   12954:	mov	r1, r5
   12958:	mov	r2, r7
   1295c:	bl	13928 <table_get_ptr@@Base>
   12960:	str	r0, [sp, #8]
   12964:	mov	r0, sl
   12968:	mov	r1, r5
   1296c:	mov	r2, r7
   12970:	mov	r3, r9
   12974:	bl	14260 <table_set_ptr@@Base>
   12978:	add	r7, r7, #1
   1297c:	cmp	r6, r7
   12980:	bne	12548 <table_dupe@@Base+0xd4>
   12984:	add	r5, r5, #1
   12988:	cmp	r5, r8
   1298c:	bne	12534 <table_dupe@@Base+0xc0>
   12990:	mov	r0, sl
   12994:	sub	sp, fp, #28
   12998:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001299c <table_get_major_version@@Base>:
   1299c:	mov	r0, #0
   129a0:	bx	lr

000129a4 <table_get_minor_version@@Base>:
   129a4:	mov	r0, #0
   129a8:	bx	lr

000129ac <table_get_patch_version@@Base>:
   129ac:	mov	r0, #0
   129b0:	bx	lr

000129b4 <table_get_version@@Base>:
   129b4:	movw	r0, #20304	; 0x4f50
   129b8:	movt	r0, #1
   129bc:	bx	lr

000129c0 <table_get_callback_length@@Base>:
   129c0:	ldr	r0, [r0, #32]
   129c4:	bx	lr

000129c8 <table_register_callback@@Base>:
   129c8:	push	{r4, r5, r6, r7, fp, lr}
   129cc:	add	fp, sp, #16
   129d0:	mov	r5, r0
   129d4:	ldr	r0, [r0, #32]
   129d8:	mov	r4, r3
   129dc:	mov	r6, r2
   129e0:	mov	r7, r1
   129e4:	cmp	r0, #1
   129e8:	blt	12a1c <table_register_callback@@Base+0x54>
   129ec:	ldr	r2, [r5, #36]	; 0x24
   129f0:	mov	r1, #0
   129f4:	ldr	r3, [r2, r1, lsl #2]
   129f8:	cmp	r3, r7
   129fc:	bne	12a10 <table_register_callback@@Base+0x48>
   12a00:	ldr	r3, [r5, #40]	; 0x28
   12a04:	ldr	r3, [r3, r1, lsl #2]
   12a08:	cmp	r3, r6
   12a0c:	beq	12aa0 <table_register_callback@@Base+0xd8>
   12a10:	add	r1, r1, #1
   12a14:	cmp	r1, r0
   12a18:	blt	129f4 <table_register_callback@@Base+0x2c>
   12a1c:	ldr	r1, [r5, #48]	; 0x30
   12a20:	udiv	r2, r0, r1
   12a24:	mls	r2, r2, r1, r0
   12a28:	cmp	r2, #0
   12a2c:	bne	12a78 <table_register_callback@@Base+0xb0>
   12a30:	ldr	r2, [r5, #52]	; 0x34
   12a34:	ldr	r0, [r5, #36]	; 0x24
   12a38:	add	r1, r2, r1
   12a3c:	str	r1, [r5, #52]	; 0x34
   12a40:	lsl	r1, r1, #2
   12a44:	bl	11fec <realloc@plt>
   12a48:	str	r0, [r5, #36]	; 0x24
   12a4c:	ldr	r1, [r5, #52]	; 0x34
   12a50:	ldr	r0, [r5, #40]	; 0x28
   12a54:	lsl	r1, r1, #2
   12a58:	bl	11fec <realloc@plt>
   12a5c:	str	r0, [r5, #40]	; 0x28
   12a60:	ldr	r1, [r5, #52]	; 0x34
   12a64:	ldr	r0, [r5, #44]	; 0x2c
   12a68:	lsl	r1, r1, #2
   12a6c:	bl	11fec <realloc@plt>
   12a70:	str	r0, [r5, #44]	; 0x2c
   12a74:	ldr	r0, [r5, #32]
   12a78:	ldr	r1, [r5, #36]	; 0x24
   12a7c:	str	r7, [r1, r0, lsl #2]
   12a80:	ldr	r1, [r5, #40]	; 0x28
   12a84:	str	r6, [r1, r0, lsl #2]
   12a88:	ldr	r1, [r5, #44]	; 0x2c
   12a8c:	str	r4, [r1, r0, lsl #2]
   12a90:	ldr	r0, [r5, #32]
   12a94:	add	r0, r0, #1
   12a98:	str	r0, [r5, #32]
   12a9c:	pop	{r4, r5, r6, r7, fp, pc}
   12aa0:	cmp	r1, #0
   12aa4:	ldrne	r0, [r5, #44]	; 0x2c
   12aa8:	ldrne	r2, [r0, r1, lsl #2]
   12aac:	orrne	r2, r2, r4
   12ab0:	strne	r2, [r0, r1, lsl #2]
   12ab4:	popne	{r4, r5, r6, r7, fp, pc}
   12ab8:	b	12a1c <table_register_callback@@Base+0x54>

00012abc <table_unregister_callback@@Base>:
   12abc:	push	{r4, r5, r6, sl, fp, lr}
   12ac0:	add	fp, sp, #16
   12ac4:	ldr	r4, [r0, #32]
   12ac8:	cmp	r4, #1
   12acc:	blt	12b04 <table_unregister_callback@@Base+0x48>
   12ad0:	ldr	r3, [r0, #36]	; 0x24
   12ad4:	mov	r6, r0
   12ad8:	mov	r0, #0
   12adc:	ldr	r5, [r3, r0, lsl #2]
   12ae0:	cmp	r5, r1
   12ae4:	bne	12af8 <table_unregister_callback@@Base+0x3c>
   12ae8:	ldr	r5, [r6, #40]	; 0x28
   12aec:	ldr	r5, [r5, r0, lsl #2]
   12af0:	cmp	r5, r2
   12af4:	beq	12b08 <table_unregister_callback@@Base+0x4c>
   12af8:	add	r0, r0, #1
   12afc:	cmp	r0, r4
   12b00:	blt	12adc <table_unregister_callback@@Base+0x20>
   12b04:	pop	{r4, r5, r6, sl, fp, pc}
   12b08:	sub	r1, r4, #1
   12b0c:	cmp	r0, r1
   12b10:	bge	12ba0 <table_unregister_callback@@Base+0xe4>
   12b14:	add	r1, r3, r0, lsl #2
   12b18:	ldr	r1, [r1, #4]
   12b1c:	str	r1, [r3, r0, lsl #2]
   12b20:	ldr	r1, [r6, #40]	; 0x28
   12b24:	add	r2, r1, r0, lsl #2
   12b28:	ldr	r2, [r2, #4]
   12b2c:	str	r2, [r1, r0, lsl #2]
   12b30:	ldr	r1, [r6, #44]	; 0x2c
   12b34:	add	r2, r1, r0, lsl #2
   12b38:	ldr	r2, [r2, #4]
   12b3c:	str	r2, [r1, r0, lsl #2]
   12b40:	add	r2, r0, #1
   12b44:	ldr	r1, [r6, #32]
   12b48:	sub	r1, r1, #1
   12b4c:	cmp	r2, r1
   12b50:	bge	12ba0 <table_unregister_callback@@Base+0xe4>
   12b54:	ldr	r1, [r6, #36]	; 0x24
   12b58:	add	r1, r1, r0, lsl #2
   12b5c:	ldr	r2, [r1, #8]
   12b60:	str	r2, [r1, #4]
   12b64:	ldr	r1, [r6, #40]	; 0x28
   12b68:	add	r1, r1, r0, lsl #2
   12b6c:	ldr	r2, [r1, #8]
   12b70:	str	r2, [r1, #4]
   12b74:	ldr	r1, [r6, #44]	; 0x2c
   12b78:	add	r1, r1, r0, lsl #2
   12b7c:	ldr	r2, [r1, #8]
   12b80:	str	r2, [r1, #4]
   12b84:	add	r2, r0, #1
   12b88:	add	r0, r0, #2
   12b8c:	ldr	r1, [r6, #32]
   12b90:	sub	r1, r1, #1
   12b94:	cmp	r0, r1
   12b98:	mov	r0, r2
   12b9c:	blt	12b54 <table_unregister_callback@@Base+0x98>
   12ba0:	str	r1, [r6, #32]
   12ba4:	ldr	r2, [r6, #48]	; 0x30
   12ba8:	udiv	r0, r1, r2
   12bac:	mls	r0, r0, r2, r1
   12bb0:	cmp	r0, #0
   12bb4:	popne	{r4, r5, r6, sl, fp, pc}
   12bb8:	ldr	r1, [r6, #52]	; 0x34
   12bbc:	ldr	r0, [r6, #36]	; 0x24
   12bc0:	subs	r1, r1, r2
   12bc4:	str	r1, [r6, #52]	; 0x34
   12bc8:	beq	12c00 <table_unregister_callback@@Base+0x144>
   12bcc:	lsl	r1, r1, #2
   12bd0:	bl	11fec <realloc@plt>
   12bd4:	str	r0, [r6, #36]	; 0x24
   12bd8:	ldr	r1, [r6, #52]	; 0x34
   12bdc:	ldr	r0, [r6, #40]	; 0x28
   12be0:	lsl	r1, r1, #2
   12be4:	bl	11fec <realloc@plt>
   12be8:	str	r0, [r6, #40]	; 0x28
   12bec:	ldr	r1, [r6, #52]	; 0x34
   12bf0:	ldr	r0, [r6, #44]	; 0x2c
   12bf4:	lsl	r1, r1, #2
   12bf8:	bl	11fec <realloc@plt>
   12bfc:	b	12c20 <table_unregister_callback@@Base+0x164>
   12c00:	bl	11fd4 <free@plt>
   12c04:	ldr	r0, [r6, #40]	; 0x28
   12c08:	bl	11fd4 <free@plt>
   12c0c:	ldr	r0, [r6, #44]	; 0x2c
   12c10:	bl	11fd4 <free@plt>
   12c14:	mov	r0, #0
   12c18:	str	r0, [r6, #36]	; 0x24
   12c1c:	str	r0, [r6, #40]	; 0x28
   12c20:	str	r0, [r6, #44]	; 0x2c
   12c24:	pop	{r4, r5, r6, sl, fp, pc}

00012c28 <table_notify@@Base>:
   12c28:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12c2c:	add	fp, sp, #24
   12c30:	sub	sp, sp, #8
   12c34:	mov	r7, r0
   12c38:	ldr	r0, [r0, #32]
   12c3c:	cmp	r0, #1
   12c40:	blt	12c9c <table_notify@@Base+0x74>
   12c44:	mov	r4, r3
   12c48:	mov	r8, r2
   12c4c:	mov	r9, r1
   12c50:	mov	r5, #0
   12c54:	ldr	r1, [r7, #44]	; 0x2c
   12c58:	ldr	r1, [r1, r5, lsl #2]
   12c5c:	tst	r1, r4
   12c60:	beq	12c90 <table_notify@@Base+0x68>
   12c64:	ldr	r0, [r7, #36]	; 0x24
   12c68:	ldr	r1, [r7, #40]	; 0x28
   12c6c:	mov	r2, r8
   12c70:	mov	r3, r4
   12c74:	ldr	r6, [r0, r5, lsl #2]
   12c78:	ldr	r0, [r1, r5, lsl #2]
   12c7c:	mov	r1, r9
   12c80:	str	r0, [sp]
   12c84:	mov	r0, r7
   12c88:	blx	r6
   12c8c:	ldr	r0, [r7, #32]
   12c90:	add	r5, r5, #1
   12c94:	cmp	r5, r0
   12c98:	blt	12c54 <table_notify@@Base+0x2c>
   12c9c:	sub	sp, fp, #24
   12ca0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00012ca4 <table_column_init@@Base>:
   12ca4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12ca8:	add	fp, sp, #24
   12cac:	ldr	r7, [r0]
   12cb0:	mov	r0, r2
   12cb4:	mov	r4, r3
   12cb8:	mov	r5, r2
   12cbc:	mov	r6, r1
   12cc0:	bl	12028 <strlen@plt>
   12cc4:	add	r0, r0, #1
   12cc8:	bl	12004 <malloc@plt>
   12ccc:	ldr	r8, [fp, #8]
   12cd0:	add	r6, r6, r6, lsl #1
   12cd4:	cmp	r0, #0
   12cd8:	str	r0, [r7, r6, lsl #2]
   12cdc:	beq	12ce8 <table_column_init@@Base+0x44>
   12ce0:	mov	r1, r5
   12ce4:	bl	11ff8 <strcpy@plt>
   12ce8:	add	r0, r7, r6, lsl #2
   12cec:	stmib	r0, {r4, r8}
   12cf0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00012cf4 <table_get_col_ptr@@Base>:
   12cf4:	ldr	r0, [r0]
   12cf8:	add	r1, r1, r1, lsl #1
   12cfc:	add	r0, r0, r1, lsl #2
   12d00:	bx	lr

00012d04 <table_column_destroy@@Base>:
   12d04:	ldr	r0, [r0]
   12d08:	add	r1, r1, r1, lsl #1
   12d0c:	ldr	r0, [r0, r1, lsl #2]
   12d10:	cmp	r0, #0
   12d14:	bxeq	lr
   12d18:	b	11fd4 <free@plt>

00012d1c <table_get_column_length@@Base>:
   12d1c:	ldr	r0, [r0, #4]
   12d20:	bx	lr

00012d24 <table_get_column@@Base>:
   12d24:	push	{r4, r5, r6, r7, fp, lr}
   12d28:	add	fp, sp, #16
   12d2c:	ldr	r6, [r0, #4]
   12d30:	cmp	r6, #1
   12d34:	blt	12d6c <table_get_column@@Base+0x48>
   12d38:	ldr	r7, [r0]
   12d3c:	mov	r5, r1
   12d40:	mov	r4, #0
   12d44:	ldr	r0, [r7]
   12d48:	mov	r1, r5
   12d4c:	bl	11fbc <strcmp@plt>
   12d50:	cmp	r0, #0
   12d54:	beq	12d70 <table_get_column@@Base+0x4c>
   12d58:	add	r4, r4, #1
   12d5c:	add	r7, r7, #12
   12d60:	cmp	r4, r6
   12d64:	blt	12d44 <table_get_column@@Base+0x20>
   12d68:	b	12d70 <table_get_column@@Base+0x4c>
   12d6c:	mov	r4, #0
   12d70:	cmp	r4, r6
   12d74:	mvneq	r4, #0
   12d78:	mov	r0, r4
   12d7c:	pop	{r4, r5, r6, r7, fp, pc}

00012d80 <table_get_column_name@@Base>:
   12d80:	ldr	r0, [r0]
   12d84:	add	r1, r1, r1, lsl #1
   12d88:	ldr	r0, [r0, r1, lsl #2]
   12d8c:	bx	lr

00012d90 <table_get_column_data_type@@Base>:
   12d90:	ldr	r0, [r0]
   12d94:	add	r1, r1, r1, lsl #1
   12d98:	add	r0, r0, r1, lsl #2
   12d9c:	ldr	r0, [r0, #4]
   12da0:	bx	lr

00012da4 <table_add_column@@Base>:
   12da4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12da8:	add	fp, sp, #24
   12dac:	sub	sp, sp, #8
   12db0:	mov	r4, r0
   12db4:	mov	r8, r1
   12db8:	ldr	r0, [r0, #4]
   12dbc:	mov	r9, r2
   12dc0:	ldr	r1, [r4, #8]
   12dc4:	udiv	r2, r0, r1
   12dc8:	mls	r0, r2, r1, r0
   12dcc:	cmp	r0, #0
   12dd0:	bne	12e3c <table_add_column@@Base+0x98>
   12dd4:	ldr	r2, [r4, #12]
   12dd8:	ldr	r0, [r4]
   12ddc:	add	r1, r2, r1
   12de0:	str	r1, [r4, #12]
   12de4:	add	r1, r1, r1, lsl #1
   12de8:	lsl	r1, r1, #2
   12dec:	bl	11fec <realloc@plt>
   12df0:	str	r0, [r4]
   12df4:	mov	r0, r4
   12df8:	bl	139c4 <table_get_row_length@@Base>
   12dfc:	cmp	r0, #1
   12e00:	blt	12e3c <table_add_column@@Base+0x98>
   12e04:	mov	r6, r0
   12e08:	mov	r7, #0
   12e0c:	mov	r0, r4
   12e10:	mov	r1, r7
   12e14:	bl	13960 <table_get_row_ptr@@Base>
   12e18:	ldr	r1, [r4, #12]
   12e1c:	mov	r5, r0
   12e20:	ldr	r0, [r0]
   12e24:	lsl	r1, r1, #2
   12e28:	bl	11fec <realloc@plt>
   12e2c:	add	r7, r7, #1
   12e30:	str	r0, [r5]
   12e34:	cmp	r6, r7
   12e38:	bne	12e0c <table_add_column@@Base+0x68>
   12e3c:	mov	r0, r4
   12e40:	bl	139c4 <table_get_row_length@@Base>
   12e44:	ldr	r6, [r4, #4]
   12e48:	mov	r7, r0
   12e4c:	mov	r0, r9
   12e50:	bl	136d8 <table_get_default_compare_function_for_data_type@@Base>
   12e54:	str	r0, [sp]
   12e58:	mov	r0, r4
   12e5c:	mov	r1, r6
   12e60:	mov	r2, r8
   12e64:	mov	r3, r9
   12e68:	bl	12ca4 <table_column_init@@Base>
   12e6c:	cmp	r7, #1
   12e70:	blt	12e94 <table_add_column@@Base+0xf0>
   12e74:	mov	r5, #0
   12e78:	mov	r0, r4
   12e7c:	mov	r1, r5
   12e80:	mov	r2, r6
   12e84:	bl	1437c <table_cell_init@@Base>
   12e88:	add	r5, r5, #1
   12e8c:	cmp	r7, r5
   12e90:	bne	12e78 <table_add_column@@Base+0xd4>
   12e94:	ldr	r2, [r4, #4]
   12e98:	mov	r0, r4
   12e9c:	mvn	r1, #0
   12ea0:	mov	r3, #8
   12ea4:	bl	12c28 <table_notify@@Base>
   12ea8:	ldr	r0, [r4, #4]
   12eac:	add	r1, r0, #1
   12eb0:	str	r1, [r4, #4]
   12eb4:	sub	sp, fp, #24
   12eb8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00012ebc <table_remove_column@@Base>:
   12ebc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12ec0:	add	fp, sp, #24
   12ec4:	mov	r5, r0
   12ec8:	ldr	r0, [r0]
   12ecc:	add	r6, r1, r1, lsl #1
   12ed0:	mov	r9, r1
   12ed4:	ldr	r0, [r0, r6, lsl #2]
   12ed8:	cmp	r0, #0
   12edc:	beq	12ee4 <table_remove_column@@Base+0x28>
   12ee0:	bl	11fd4 <free@plt>
   12ee4:	ldr	r0, [r5, #4]
   12ee8:	sub	r4, r0, #1
   12eec:	cmp	r4, r9
   12ef0:	ble	12f20 <table_remove_column@@Base+0x64>
   12ef4:	sub	r0, r4, r9
   12ef8:	lsl	r1, r6, #2
   12efc:	ldr	r2, [r5]
   12f00:	subs	r0, r0, #1
   12f04:	add	r2, r2, r1
   12f08:	add	r1, r1, #12
   12f0c:	vldr	d16, [r2, #12]
   12f10:	ldr	r3, [r2, #20]
   12f14:	str	r3, [r2, #8]
   12f18:	vstr	d16, [r2]
   12f1c:	bne	12efc <table_remove_column@@Base+0x40>
   12f20:	mov	r0, r5
   12f24:	bl	139c4 <table_get_row_length@@Base>
   12f28:	cmp	r0, #1
   12f2c:	blt	12f88 <table_remove_column@@Base+0xcc>
   12f30:	mov	r6, r0
   12f34:	mov	r7, #0
   12f38:	mov	r0, r5
   12f3c:	mov	r1, r7
   12f40:	mov	r2, r9
   12f44:	bl	143b8 <table_cell_destroy@@Base>
   12f48:	mov	r0, r5
   12f4c:	mov	r1, r7
   12f50:	bl	13960 <table_get_row_ptr@@Base>
   12f54:	cmp	r4, r9
   12f58:	ble	12f7c <table_remove_column@@Base+0xc0>
   12f5c:	mov	r1, r9
   12f60:	ldr	r2, [r0]
   12f64:	add	r3, r2, r1, lsl #2
   12f68:	ldr	r3, [r3, #4]
   12f6c:	str	r3, [r2, r1, lsl #2]
   12f70:	add	r1, r1, #1
   12f74:	cmp	r4, r1
   12f78:	bne	12f60 <table_remove_column@@Base+0xa4>
   12f7c:	add	r7, r7, #1
   12f80:	cmp	r7, r6
   12f84:	bne	12f38 <table_remove_column@@Base+0x7c>
   12f88:	ldmib	r5, {r0, r1}
   12f8c:	sub	r0, r0, #1
   12f90:	udiv	r2, r0, r1
   12f94:	str	r0, [r5, #4]
   12f98:	mls	r0, r2, r1, r0
   12f9c:	cmp	r0, #0
   12fa0:	bne	1300c <table_remove_column@@Base+0x150>
   12fa4:	ldr	r2, [r5, #12]
   12fa8:	ldr	r0, [r5]
   12fac:	sub	r1, r2, r1
   12fb0:	str	r1, [r5, #12]
   12fb4:	add	r1, r1, r1, lsl #1
   12fb8:	lsl	r1, r1, #2
   12fbc:	bl	11fec <realloc@plt>
   12fc0:	str	r0, [r5]
   12fc4:	mov	r0, r5
   12fc8:	bl	139c4 <table_get_row_length@@Base>
   12fcc:	cmp	r0, #1
   12fd0:	blt	1300c <table_remove_column@@Base+0x150>
   12fd4:	mov	r8, r0
   12fd8:	mov	r7, #0
   12fdc:	mov	r0, r5
   12fe0:	mov	r1, r7
   12fe4:	bl	13960 <table_get_row_ptr@@Base>
   12fe8:	ldr	r1, [r5, #12]
   12fec:	mov	r6, r0
   12ff0:	ldr	r0, [r0]
   12ff4:	lsl	r1, r1, #2
   12ff8:	bl	11fec <realloc@plt>
   12ffc:	add	r7, r7, #1
   13000:	str	r0, [r6]
   13004:	cmp	r8, r7
   13008:	bne	12fdc <table_remove_column@@Base+0x120>
   1300c:	mov	r0, r5
   13010:	mvn	r1, #0
   13014:	mov	r2, r9
   13018:	mov	r3, #16
   1301c:	bl	12c28 <table_notify@@Base>
   13020:	mov	r0, #0
   13024:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00013028 <table_get_column_compare_function@@Base>:
   13028:	ldr	r0, [r0]
   1302c:	add	r1, r1, r1, lsl #1
   13030:	add	r0, r0, r1, lsl #2
   13034:	ldr	r0, [r0, #8]
   13038:	bx	lr

0001303c <table_set_column_compare_function@@Base>:
   1303c:	ldr	r0, [r0]
   13040:	add	r1, r1, r1, lsl #1
   13044:	add	r0, r0, r1, lsl #2
   13048:	str	r2, [r0, #8]
   1304c:	bx	lr

00013050 <table_compare_bool@@Base>:
   13050:	cmp	r0, #0
   13054:	beq	1307c <table_compare_bool@@Base+0x2c>
   13058:	cmp	r1, #0
   1305c:	beq	13088 <table_compare_bool@@Base+0x38>
   13060:	ldrb	r2, [r1]
   13064:	ldrb	r0, [r0]
   13068:	mov	r1, #0
   1306c:	cmp	r0, r2
   13070:	mvncc	r1, #0
   13074:	movwhi	r1, #1
   13078:	b	1308c <table_compare_bool@@Base+0x3c>
   1307c:	cmp	r1, #0
   13080:	mvnne	r1, #0
   13084:	b	1308c <table_compare_bool@@Base+0x3c>
   13088:	mov	r1, #1
   1308c:	mov	r0, r1
   13090:	bx	lr

00013094 <table_compare_int@@Base>:
   13094:	cmp	r0, #0
   13098:	beq	130c0 <table_compare_int@@Base+0x2c>
   1309c:	cmp	r1, #0
   130a0:	beq	130cc <table_compare_int@@Base+0x38>
   130a4:	ldr	r2, [r1]
   130a8:	ldr	r0, [r0]
   130ac:	mov	r1, #0
   130b0:	cmp	r0, r2
   130b4:	mvnlt	r1, #0
   130b8:	movwgt	r1, #1
   130bc:	b	130d0 <table_compare_int@@Base+0x3c>
   130c0:	cmp	r1, #0
   130c4:	mvnne	r1, #0
   130c8:	b	130d0 <table_compare_int@@Base+0x3c>
   130cc:	mov	r1, #1
   130d0:	mov	r0, r1
   130d4:	bx	lr

000130d8 <table_compare_uint@@Base>:
   130d8:	cmp	r0, #0
   130dc:	beq	13104 <table_compare_uint@@Base+0x2c>
   130e0:	cmp	r1, #0
   130e4:	beq	13110 <table_compare_uint@@Base+0x38>
   130e8:	ldr	r2, [r1]
   130ec:	ldr	r0, [r0]
   130f0:	mov	r1, #0
   130f4:	cmp	r0, r2
   130f8:	mvncc	r1, #0
   130fc:	movwhi	r1, #1
   13100:	b	13114 <table_compare_uint@@Base+0x3c>
   13104:	cmp	r1, #0
   13108:	mvnne	r1, #0
   1310c:	b	13114 <table_compare_uint@@Base+0x3c>
   13110:	mov	r1, #1
   13114:	mov	r0, r1
   13118:	bx	lr

0001311c <table_compare_int8@@Base>:
   1311c:	cmp	r0, #0
   13120:	beq	13148 <table_compare_int8@@Base+0x2c>
   13124:	cmp	r1, #0
   13128:	beq	13154 <table_compare_int8@@Base+0x38>
   1312c:	ldrsb	r2, [r1]
   13130:	ldrsb	r0, [r0]
   13134:	mov	r1, #0
   13138:	cmp	r0, r2
   1313c:	mvnlt	r1, #0
   13140:	movwgt	r1, #1
   13144:	b	13158 <table_compare_int8@@Base+0x3c>
   13148:	cmp	r1, #0
   1314c:	mvnne	r1, #0
   13150:	b	13158 <table_compare_int8@@Base+0x3c>
   13154:	mov	r1, #1
   13158:	mov	r0, r1
   1315c:	bx	lr

00013160 <table_compare_uint8@@Base>:
   13160:	cmp	r0, #0
   13164:	beq	1318c <table_compare_uint8@@Base+0x2c>
   13168:	cmp	r1, #0
   1316c:	beq	13198 <table_compare_uint8@@Base+0x38>
   13170:	ldrb	r2, [r1]
   13174:	ldrb	r0, [r0]
   13178:	mov	r1, #0
   1317c:	cmp	r0, r2
   13180:	mvncc	r1, #0
   13184:	movwhi	r1, #1
   13188:	b	1319c <table_compare_uint8@@Base+0x3c>
   1318c:	cmp	r1, #0
   13190:	mvnne	r1, #0
   13194:	b	1319c <table_compare_uint8@@Base+0x3c>
   13198:	mov	r1, #1
   1319c:	mov	r0, r1
   131a0:	bx	lr

000131a4 <table_compare_int16@@Base>:
   131a4:	cmp	r0, #0
   131a8:	beq	131d0 <table_compare_int16@@Base+0x2c>
   131ac:	cmp	r1, #0
   131b0:	beq	131dc <table_compare_int16@@Base+0x38>
   131b4:	ldrsh	r2, [r1]
   131b8:	ldrsh	r0, [r0]
   131bc:	mov	r1, #0
   131c0:	cmp	r0, r2
   131c4:	mvnlt	r1, #0
   131c8:	movwgt	r1, #1
   131cc:	b	131e0 <table_compare_int16@@Base+0x3c>
   131d0:	cmp	r1, #0
   131d4:	mvnne	r1, #0
   131d8:	b	131e0 <table_compare_int16@@Base+0x3c>
   131dc:	mov	r1, #1
   131e0:	mov	r0, r1
   131e4:	bx	lr

000131e8 <table_compare_uint16@@Base>:
   131e8:	cmp	r0, #0
   131ec:	beq	13214 <table_compare_uint16@@Base+0x2c>
   131f0:	cmp	r1, #0
   131f4:	beq	13220 <table_compare_uint16@@Base+0x38>
   131f8:	ldrh	r2, [r1]
   131fc:	ldrh	r0, [r0]
   13200:	mov	r1, #0
   13204:	cmp	r0, r2
   13208:	mvncc	r1, #0
   1320c:	movwhi	r1, #1
   13210:	b	13224 <table_compare_uint16@@Base+0x3c>
   13214:	cmp	r1, #0
   13218:	mvnne	r1, #0
   1321c:	b	13224 <table_compare_uint16@@Base+0x3c>
   13220:	mov	r1, #1
   13224:	mov	r0, r1
   13228:	bx	lr

0001322c <table_compare_int32@@Base>:
   1322c:	cmp	r0, #0
   13230:	beq	13258 <table_compare_int32@@Base+0x2c>
   13234:	cmp	r1, #0
   13238:	beq	13264 <table_compare_int32@@Base+0x38>
   1323c:	ldr	r2, [r1]
   13240:	ldr	r0, [r0]
   13244:	mov	r1, #0
   13248:	cmp	r0, r2
   1324c:	mvnlt	r1, #0
   13250:	movwgt	r1, #1
   13254:	b	13268 <table_compare_int32@@Base+0x3c>
   13258:	cmp	r1, #0
   1325c:	mvnne	r1, #0
   13260:	b	13268 <table_compare_int32@@Base+0x3c>
   13264:	mov	r1, #1
   13268:	mov	r0, r1
   1326c:	bx	lr

00013270 <table_compare_uint32@@Base>:
   13270:	cmp	r0, #0
   13274:	beq	1329c <table_compare_uint32@@Base+0x2c>
   13278:	cmp	r1, #0
   1327c:	beq	132a8 <table_compare_uint32@@Base+0x38>
   13280:	ldr	r2, [r1]
   13284:	ldr	r0, [r0]
   13288:	mov	r1, #0
   1328c:	cmp	r0, r2
   13290:	mvncc	r1, #0
   13294:	movwhi	r1, #1
   13298:	b	132ac <table_compare_uint32@@Base+0x3c>
   1329c:	cmp	r1, #0
   132a0:	mvnne	r1, #0
   132a4:	b	132ac <table_compare_uint32@@Base+0x3c>
   132a8:	mov	r1, #1
   132ac:	mov	r0, r1
   132b0:	bx	lr

000132b4 <table_compare_int64@@Base>:
   132b4:	cmp	r0, #0
   132b8:	beq	13300 <table_compare_int64@@Base+0x4c>
   132bc:	cmp	r1, #0
   132c0:	beq	1330c <table_compare_int64@@Base+0x58>
   132c4:	push	{r5, r7, fp, lr}
   132c8:	add	fp, sp, #8
   132cc:	ldm	r1, {r2, r7}
   132d0:	ldm	r0, {r0, r5}
   132d4:	mov	r1, #0
   132d8:	subs	r3, r0, r2
   132dc:	sbcs	r3, r5, r7
   132e0:	movwlt	r1, #1
   132e4:	cmp	r1, #0
   132e8:	mvnne	r1, #0
   132ec:	subs	r0, r2, r0
   132f0:	sbcs	r0, r7, r5
   132f4:	movwlt	r1, #1
   132f8:	pop	{r5, r7, fp, lr}
   132fc:	b	13310 <table_compare_int64@@Base+0x5c>
   13300:	cmp	r1, #0
   13304:	mvnne	r1, #0
   13308:	b	13310 <table_compare_int64@@Base+0x5c>
   1330c:	mov	r1, #1
   13310:	mov	r0, r1
   13314:	bx	lr

00013318 <table_compare_uint64@@Base>:
   13318:	cmp	r0, #0
   1331c:	beq	13364 <table_compare_uint64@@Base+0x4c>
   13320:	cmp	r1, #0
   13324:	beq	13370 <table_compare_uint64@@Base+0x58>
   13328:	push	{r5, r7, fp, lr}
   1332c:	add	fp, sp, #8
   13330:	ldm	r1, {r2, r7}
   13334:	ldm	r0, {r0, r5}
   13338:	mov	r1, #0
   1333c:	subs	r3, r0, r2
   13340:	sbcs	r3, r5, r7
   13344:	movwcc	r1, #1
   13348:	cmp	r1, #0
   1334c:	mvnne	r1, #0
   13350:	subs	r0, r2, r0
   13354:	sbcs	r0, r7, r5
   13358:	movwcc	r1, #1
   1335c:	pop	{r5, r7, fp, lr}
   13360:	b	13374 <table_compare_uint64@@Base+0x5c>
   13364:	cmp	r1, #0
   13368:	mvnne	r1, #0
   1336c:	b	13374 <table_compare_uint64@@Base+0x5c>
   13370:	mov	r1, #1
   13374:	mov	r0, r1
   13378:	bx	lr

0001337c <table_compare_short@@Base>:
   1337c:	cmp	r0, #0
   13380:	beq	133a8 <table_compare_short@@Base+0x2c>
   13384:	cmp	r1, #0
   13388:	beq	133b4 <table_compare_short@@Base+0x38>
   1338c:	ldrsh	r2, [r1]
   13390:	ldrsh	r0, [r0]
   13394:	mov	r1, #0
   13398:	cmp	r0, r2
   1339c:	mvnlt	r1, #0
   133a0:	movwgt	r1, #1
   133a4:	b	133b8 <table_compare_short@@Base+0x3c>
   133a8:	cmp	r1, #0
   133ac:	mvnne	r1, #0
   133b0:	b	133b8 <table_compare_short@@Base+0x3c>
   133b4:	mov	r1, #1
   133b8:	mov	r0, r1
   133bc:	bx	lr

000133c0 <table_compare_ushort@@Base>:
   133c0:	cmp	r0, #0
   133c4:	beq	133ec <table_compare_ushort@@Base+0x2c>
   133c8:	cmp	r1, #0
   133cc:	beq	133f8 <table_compare_ushort@@Base+0x38>
   133d0:	ldrh	r2, [r1]
   133d4:	ldrh	r0, [r0]
   133d8:	mov	r1, #0
   133dc:	cmp	r0, r2
   133e0:	mvncc	r1, #0
   133e4:	movwhi	r1, #1
   133e8:	b	133fc <table_compare_ushort@@Base+0x3c>
   133ec:	cmp	r1, #0
   133f0:	mvnne	r1, #0
   133f4:	b	133fc <table_compare_ushort@@Base+0x3c>
   133f8:	mov	r1, #1
   133fc:	mov	r0, r1
   13400:	bx	lr

00013404 <table_compare_long@@Base>:
   13404:	cmp	r0, #0
   13408:	beq	13430 <table_compare_long@@Base+0x2c>
   1340c:	cmp	r1, #0
   13410:	beq	1343c <table_compare_long@@Base+0x38>
   13414:	ldr	r2, [r1]
   13418:	ldr	r0, [r0]
   1341c:	mov	r1, #0
   13420:	cmp	r0, r2
   13424:	mvnlt	r1, #0
   13428:	movwgt	r1, #1
   1342c:	b	13440 <table_compare_long@@Base+0x3c>
   13430:	cmp	r1, #0
   13434:	mvnne	r1, #0
   13438:	b	13440 <table_compare_long@@Base+0x3c>
   1343c:	mov	r1, #1
   13440:	mov	r0, r1
   13444:	bx	lr

00013448 <table_compare_ulong@@Base>:
   13448:	cmp	r0, #0
   1344c:	beq	13474 <table_compare_ulong@@Base+0x2c>
   13450:	cmp	r1, #0
   13454:	beq	13480 <table_compare_ulong@@Base+0x38>
   13458:	ldr	r2, [r1]
   1345c:	ldr	r0, [r0]
   13460:	mov	r1, #0
   13464:	cmp	r0, r2
   13468:	mvncc	r1, #0
   1346c:	movwhi	r1, #1
   13470:	b	13484 <table_compare_ulong@@Base+0x3c>
   13474:	cmp	r1, #0
   13478:	mvnne	r1, #0
   1347c:	b	13484 <table_compare_ulong@@Base+0x3c>
   13480:	mov	r1, #1
   13484:	mov	r0, r1
   13488:	bx	lr

0001348c <table_compare_llong@@Base>:
   1348c:	cmp	r0, #0
   13490:	beq	134d8 <table_compare_llong@@Base+0x4c>
   13494:	cmp	r1, #0
   13498:	beq	134e4 <table_compare_llong@@Base+0x58>
   1349c:	push	{r5, r7, fp, lr}
   134a0:	add	fp, sp, #8
   134a4:	ldm	r1, {r2, r7}
   134a8:	ldm	r0, {r0, r5}
   134ac:	mov	r1, #0
   134b0:	subs	r3, r0, r2
   134b4:	sbcs	r3, r5, r7
   134b8:	movwlt	r1, #1
   134bc:	cmp	r1, #0
   134c0:	mvnne	r1, #0
   134c4:	subs	r0, r2, r0
   134c8:	sbcs	r0, r7, r5
   134cc:	movwlt	r1, #1
   134d0:	pop	{r5, r7, fp, lr}
   134d4:	b	134e8 <table_compare_llong@@Base+0x5c>
   134d8:	cmp	r1, #0
   134dc:	mvnne	r1, #0
   134e0:	b	134e8 <table_compare_llong@@Base+0x5c>
   134e4:	mov	r1, #1
   134e8:	mov	r0, r1
   134ec:	bx	lr

000134f0 <table_compare_ullong@@Base>:
   134f0:	cmp	r0, #0
   134f4:	beq	1351c <table_compare_ullong@@Base+0x2c>
   134f8:	cmp	r1, #0
   134fc:	beq	13528 <table_compare_ullong@@Base+0x38>
   13500:	ldr	r2, [r1]
   13504:	ldr	r0, [r0]
   13508:	mov	r1, #0
   1350c:	cmp	r0, r2
   13510:	mvncc	r1, #0
   13514:	movwhi	r1, #1
   13518:	b	1352c <table_compare_ullong@@Base+0x3c>
   1351c:	cmp	r1, #0
   13520:	mvnne	r1, #0
   13524:	b	1352c <table_compare_ullong@@Base+0x3c>
   13528:	mov	r1, #1
   1352c:	mov	r0, r1
   13530:	bx	lr

00013534 <table_compare_float@@Base>:
   13534:	cmp	r0, #0
   13538:	beq	13564 <table_compare_float@@Base+0x30>
   1353c:	cmp	r1, #0
   13540:	beq	13570 <table_compare_float@@Base+0x3c>
   13544:	vldr	s0, [r1]
   13548:	vldr	s2, [r0]
   1354c:	mov	r1, #0
   13550:	vcmpe.f32	s2, s0
   13554:	vmrs	APSR_nzcv, fpscr
   13558:	mvnmi	r1, #0
   1355c:	movwgt	r1, #1
   13560:	b	13574 <table_compare_float@@Base+0x40>
   13564:	cmp	r1, #0
   13568:	mvnne	r1, #0
   1356c:	b	13574 <table_compare_float@@Base+0x40>
   13570:	mov	r1, #1
   13574:	mov	r0, r1
   13578:	bx	lr

0001357c <table_compare_double@@Base>:
   1357c:	cmp	r0, #0
   13580:	beq	135ac <table_compare_double@@Base+0x30>
   13584:	cmp	r1, #0
   13588:	beq	135b8 <table_compare_double@@Base+0x3c>
   1358c:	vldr	d16, [r1]
   13590:	vldr	d17, [r0]
   13594:	mov	r1, #0
   13598:	vcmpe.f64	d17, d16
   1359c:	vmrs	APSR_nzcv, fpscr
   135a0:	mvnmi	r1, #0
   135a4:	movwgt	r1, #1
   135a8:	b	135bc <table_compare_double@@Base+0x40>
   135ac:	cmp	r1, #0
   135b0:	mvnne	r1, #0
   135b4:	b	135bc <table_compare_double@@Base+0x40>
   135b8:	mov	r1, #1
   135bc:	mov	r0, r1
   135c0:	bx	lr

000135c4 <table_compare_ldouble@@Base>:
   135c4:	cmp	r0, #0
   135c8:	beq	135f4 <table_compare_ldouble@@Base+0x30>
   135cc:	cmp	r1, #0
   135d0:	beq	13600 <table_compare_ldouble@@Base+0x3c>
   135d4:	vldr	d16, [r1]
   135d8:	vldr	d17, [r0]
   135dc:	mov	r1, #0
   135e0:	vcmpe.f64	d17, d16
   135e4:	vmrs	APSR_nzcv, fpscr
   135e8:	mvnmi	r1, #0
   135ec:	movwgt	r1, #1
   135f0:	b	13604 <table_compare_ldouble@@Base+0x40>
   135f4:	cmp	r1, #0
   135f8:	mvnne	r1, #0
   135fc:	b	13604 <table_compare_ldouble@@Base+0x40>
   13600:	mov	r1, #1
   13604:	mov	r0, r1
   13608:	bx	lr

0001360c <table_compare_char@@Base>:
   1360c:	cmp	r0, #0
   13610:	beq	13638 <table_compare_char@@Base+0x2c>
   13614:	cmp	r1, #0
   13618:	beq	13644 <table_compare_char@@Base+0x38>
   1361c:	ldrb	r2, [r1]
   13620:	ldrb	r0, [r0]
   13624:	mov	r1, #0
   13628:	cmp	r0, r2
   1362c:	mvncc	r1, #0
   13630:	movwhi	r1, #1
   13634:	b	13648 <table_compare_char@@Base+0x3c>
   13638:	cmp	r1, #0
   1363c:	mvnne	r1, #0
   13640:	b	13648 <table_compare_char@@Base+0x3c>
   13644:	mov	r1, #1
   13648:	mov	r0, r1
   1364c:	bx	lr

00013650 <table_compare_uchar@@Base>:
   13650:	cmp	r0, #0
   13654:	beq	1367c <table_compare_uchar@@Base+0x2c>
   13658:	cmp	r1, #0
   1365c:	beq	13688 <table_compare_uchar@@Base+0x38>
   13660:	ldrb	r2, [r1]
   13664:	ldrb	r0, [r0]
   13668:	mov	r1, #0
   1366c:	cmp	r0, r2
   13670:	mvncc	r1, #0
   13674:	movwhi	r1, #1
   13678:	b	1368c <table_compare_uchar@@Base+0x3c>
   1367c:	cmp	r1, #0
   13680:	mvnne	r1, #0
   13684:	b	1368c <table_compare_uchar@@Base+0x3c>
   13688:	mov	r1, #1
   1368c:	mov	r0, r1
   13690:	bx	lr

00013694 <table_compare_string@@Base>:
   13694:	cmp	r0, #0
   13698:	beq	136a8 <table_compare_string@@Base+0x14>
   1369c:	cmp	r1, #0
   136a0:	beq	136b4 <table_compare_string@@Base+0x20>
   136a4:	b	11fbc <strcmp@plt>
   136a8:	cmp	r1, #0
   136ac:	mvnne	r1, #0
   136b0:	b	136b8 <table_compare_string@@Base+0x24>
   136b4:	mov	r1, #1
   136b8:	mov	r0, r1
   136bc:	bx	lr

000136c0 <table_compare_ptr@@Base>:
   136c0:	mov	r2, #0
   136c4:	cmp	r0, r1
   136c8:	mvncc	r2, #0
   136cc:	movwhi	r2, #1
   136d0:	mov	r0, r2
   136d4:	bx	lr

000136d8 <table_get_default_compare_function_for_data_type@@Base>:
   136d8:	cmp	r0, #23
   136dc:	movwls	r1, #20160	; 0x4ec0
   136e0:	movhi	r0, #0
   136e4:	movtls	r1, #1
   136e8:	ldrls	r0, [r1, r0, lsl #2]
   136ec:	bx	lr

000136f0 <table_get@@Base>:
   136f0:	push	{fp, lr}
   136f4:	mov	fp, sp
   136f8:	bl	1439c <table_get_cell_ptr@@Base>
   136fc:	ldr	r0, [r0]
   13700:	pop	{fp, pc}

00013704 <table_get_bool@@Base>:
   13704:	push	{fp, lr}
   13708:	mov	fp, sp
   1370c:	bl	1439c <table_get_cell_ptr@@Base>
   13710:	ldr	r0, [r0]
   13714:	ldrb	r0, [r0]
   13718:	pop	{fp, pc}

0001371c <table_get_int@@Base>:
   1371c:	push	{fp, lr}
   13720:	mov	fp, sp
   13724:	bl	1439c <table_get_cell_ptr@@Base>
   13728:	ldr	r0, [r0]
   1372c:	ldr	r0, [r0]
   13730:	pop	{fp, pc}

00013734 <table_get_uint@@Base>:
   13734:	push	{fp, lr}
   13738:	mov	fp, sp
   1373c:	bl	1439c <table_get_cell_ptr@@Base>
   13740:	ldr	r0, [r0]
   13744:	ldr	r0, [r0]
   13748:	pop	{fp, pc}

0001374c <table_get_int8@@Base>:
   1374c:	push	{fp, lr}
   13750:	mov	fp, sp
   13754:	bl	1439c <table_get_cell_ptr@@Base>
   13758:	ldr	r0, [r0]
   1375c:	ldrsb	r0, [r0]
   13760:	pop	{fp, pc}

00013764 <table_get_uint8@@Base>:
   13764:	push	{fp, lr}
   13768:	mov	fp, sp
   1376c:	bl	1439c <table_get_cell_ptr@@Base>
   13770:	ldr	r0, [r0]
   13774:	ldrb	r0, [r0]
   13778:	pop	{fp, pc}

0001377c <table_get_int16@@Base>:
   1377c:	push	{fp, lr}
   13780:	mov	fp, sp
   13784:	bl	1439c <table_get_cell_ptr@@Base>
   13788:	ldr	r0, [r0]
   1378c:	ldrsh	r0, [r0]
   13790:	pop	{fp, pc}

00013794 <table_get_uint16@@Base>:
   13794:	push	{fp, lr}
   13798:	mov	fp, sp
   1379c:	bl	1439c <table_get_cell_ptr@@Base>
   137a0:	ldr	r0, [r0]
   137a4:	ldrh	r0, [r0]
   137a8:	pop	{fp, pc}

000137ac <table_get_int32@@Base>:
   137ac:	push	{fp, lr}
   137b0:	mov	fp, sp
   137b4:	bl	1439c <table_get_cell_ptr@@Base>
   137b8:	ldr	r0, [r0]
   137bc:	ldr	r0, [r0]
   137c0:	pop	{fp, pc}

000137c4 <table_get_uint32@@Base>:
   137c4:	push	{fp, lr}
   137c8:	mov	fp, sp
   137cc:	bl	1439c <table_get_cell_ptr@@Base>
   137d0:	ldr	r0, [r0]
   137d4:	ldr	r0, [r0]
   137d8:	pop	{fp, pc}

000137dc <table_get_int64@@Base>:
   137dc:	push	{fp, lr}
   137e0:	mov	fp, sp
   137e4:	bl	1439c <table_get_cell_ptr@@Base>
   137e8:	ldr	r0, [r0]
   137ec:	ldrd	r0, [r0]
   137f0:	pop	{fp, pc}

000137f4 <table_get_uint64@@Base>:
   137f4:	push	{fp, lr}
   137f8:	mov	fp, sp
   137fc:	bl	1439c <table_get_cell_ptr@@Base>
   13800:	ldr	r0, [r0]
   13804:	ldrd	r0, [r0]
   13808:	pop	{fp, pc}

0001380c <table_get_short@@Base>:
   1380c:	push	{fp, lr}
   13810:	mov	fp, sp
   13814:	bl	1439c <table_get_cell_ptr@@Base>
   13818:	ldr	r0, [r0]
   1381c:	ldrsh	r0, [r0]
   13820:	pop	{fp, pc}

00013824 <table_get_ushort@@Base>:
   13824:	push	{fp, lr}
   13828:	mov	fp, sp
   1382c:	bl	1439c <table_get_cell_ptr@@Base>
   13830:	ldr	r0, [r0]
   13834:	ldrh	r0, [r0]
   13838:	pop	{fp, pc}

0001383c <table_get_long@@Base>:
   1383c:	push	{fp, lr}
   13840:	mov	fp, sp
   13844:	bl	1439c <table_get_cell_ptr@@Base>
   13848:	ldr	r0, [r0]
   1384c:	ldr	r0, [r0]
   13850:	pop	{fp, pc}

00013854 <table_get_ulong@@Base>:
   13854:	push	{fp, lr}
   13858:	mov	fp, sp
   1385c:	bl	1439c <table_get_cell_ptr@@Base>
   13860:	ldr	r0, [r0]
   13864:	ldr	r0, [r0]
   13868:	pop	{fp, pc}

0001386c <table_get_llong@@Base>:
   1386c:	push	{fp, lr}
   13870:	mov	fp, sp
   13874:	bl	1439c <table_get_cell_ptr@@Base>
   13878:	ldr	r0, [r0]
   1387c:	ldrd	r0, [r0]
   13880:	pop	{fp, pc}

00013884 <table_get_ullong@@Base>:
   13884:	push	{fp, lr}
   13888:	mov	fp, sp
   1388c:	bl	1439c <table_get_cell_ptr@@Base>
   13890:	ldr	r0, [r0]
   13894:	ldrd	r0, [r0]
   13898:	pop	{fp, pc}

0001389c <table_get_float@@Base>:
   1389c:	push	{fp, lr}
   138a0:	mov	fp, sp
   138a4:	bl	1439c <table_get_cell_ptr@@Base>
   138a8:	ldr	r0, [r0]
   138ac:	vldr	s0, [r0]
   138b0:	pop	{fp, pc}

000138b4 <table_get_double@@Base>:
   138b4:	push	{fp, lr}
   138b8:	mov	fp, sp
   138bc:	bl	1439c <table_get_cell_ptr@@Base>
   138c0:	ldr	r0, [r0]
   138c4:	vldr	d0, [r0]
   138c8:	pop	{fp, pc}

000138cc <table_get_ldouble@@Base>:
   138cc:	push	{fp, lr}
   138d0:	mov	fp, sp
   138d4:	bl	1439c <table_get_cell_ptr@@Base>
   138d8:	ldr	r0, [r0]
   138dc:	vldr	d0, [r0]
   138e0:	pop	{fp, pc}

000138e4 <table_get_char@@Base>:
   138e4:	push	{fp, lr}
   138e8:	mov	fp, sp
   138ec:	bl	1439c <table_get_cell_ptr@@Base>
   138f0:	ldr	r0, [r0]
   138f4:	ldrb	r0, [r0]
   138f8:	pop	{fp, pc}

000138fc <table_get_uchar@@Base>:
   138fc:	push	{fp, lr}
   13900:	mov	fp, sp
   13904:	bl	1439c <table_get_cell_ptr@@Base>
   13908:	ldr	r0, [r0]
   1390c:	ldrb	r0, [r0]
   13910:	pop	{fp, pc}

00013914 <table_get_string@@Base>:
   13914:	push	{fp, lr}
   13918:	mov	fp, sp
   1391c:	bl	1439c <table_get_cell_ptr@@Base>
   13920:	ldr	r0, [r0]
   13924:	pop	{fp, pc}

00013928 <table_get_ptr@@Base>:
   13928:	push	{fp, lr}
   1392c:	mov	fp, sp
   13930:	bl	1439c <table_get_cell_ptr@@Base>
   13934:	ldr	r0, [r0]
   13938:	pop	{fp, pc}

0001393c <table_row_init@@Base>:
   1393c:	push	{r4, r5, fp, lr}
   13940:	add	fp, sp, #8
   13944:	mov	r4, r1
   13948:	ldr	r1, [r0, #12]
   1394c:	ldr	r5, [r0, #16]
   13950:	lsl	r0, r1, #2
   13954:	bl	12004 <malloc@plt>
   13958:	str	r0, [r5, r4, lsl #2]
   1395c:	pop	{r4, r5, fp, pc}

00013960 <table_get_row_ptr@@Base>:
   13960:	ldr	r0, [r0, #16]
   13964:	add	r0, r0, r1, lsl #2
   13968:	bx	lr

0001396c <table_row_destroy@@Base>:
   1396c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13970:	add	fp, sp, #24
   13974:	mov	r4, r1
   13978:	mov	r5, r0
   1397c:	bl	12d1c <table_get_column_length@@Base>
   13980:	ldr	r8, [r5, #16]
   13984:	cmp	r0, #1
   13988:	blt	139b0 <table_row_destroy@@Base+0x44>
   1398c:	mov	r6, r0
   13990:	mov	r7, #0
   13994:	mov	r0, r5
   13998:	mov	r1, r4
   1399c:	mov	r2, r7
   139a0:	bl	143b8 <table_cell_destroy@@Base>
   139a4:	add	r7, r7, #1
   139a8:	cmp	r6, r7
   139ac:	bne	13994 <table_row_destroy@@Base+0x28>
   139b0:	ldr	r0, [r8, r4, lsl #2]
   139b4:	cmp	r0, #0
   139b8:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   139bc:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   139c0:	b	11fd4 <free@plt>

000139c4 <table_get_row_length@@Base>:
   139c4:	ldr	r0, [r0, #20]
   139c8:	bx	lr

000139cc <table_add_row@@Base>:
   139cc:	push	{r4, r5, r6, r7, fp, lr}
   139d0:	add	fp, sp, #16
   139d4:	ldr	r5, [r0, #20]
   139d8:	ldr	r1, [r0, #24]
   139dc:	mov	r4, r0
   139e0:	udiv	r0, r5, r1
   139e4:	mls	r0, r0, r1, r5
   139e8:	cmp	r0, #0
   139ec:	bne	13a10 <table_add_row@@Base+0x44>
   139f0:	ldr	r2, [r4, #28]
   139f4:	ldr	r0, [r4, #16]
   139f8:	add	r1, r2, r1
   139fc:	str	r1, [r4, #28]
   13a00:	lsl	r1, r1, #2
   13a04:	bl	11fec <realloc@plt>
   13a08:	str	r0, [r4, #16]
   13a0c:	ldr	r5, [r4, #20]
   13a10:	mov	r0, r4
   13a14:	bl	12d1c <table_get_column_length@@Base>
   13a18:	mov	r6, r0
   13a1c:	ldr	r0, [r4, #12]
   13a20:	ldr	r7, [r4, #16]
   13a24:	lsl	r0, r0, #2
   13a28:	bl	12004 <malloc@plt>
   13a2c:	cmp	r6, #1
   13a30:	str	r0, [r7, r5, lsl #2]
   13a34:	blt	13a58 <table_add_row@@Base+0x8c>
   13a38:	mov	r7, #0
   13a3c:	mov	r0, r4
   13a40:	mov	r1, r5
   13a44:	mov	r2, r7
   13a48:	bl	1437c <table_cell_init@@Base>
   13a4c:	add	r7, r7, #1
   13a50:	cmp	r6, r7
   13a54:	bne	13a3c <table_add_row@@Base+0x70>
   13a58:	ldr	r1, [r4, #20]
   13a5c:	mov	r0, r4
   13a60:	mvn	r2, #0
   13a64:	mov	r3, #2
   13a68:	bl	12c28 <table_notify@@Base>
   13a6c:	ldr	r0, [r4, #20]
   13a70:	add	r1, r0, #1
   13a74:	str	r1, [r4, #20]
   13a78:	pop	{r4, r5, r6, r7, fp, pc}

00013a7c <table_remove_row@@Base>:
   13a7c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13a80:	add	fp, sp, #24
   13a84:	ldr	r8, [r0, #20]
   13a88:	mov	r4, r1
   13a8c:	mov	r5, r0
   13a90:	bl	12d1c <table_get_column_length@@Base>
   13a94:	cmp	r0, #1
   13a98:	blt	13ae4 <table_remove_row@@Base+0x68>
   13a9c:	mov	r6, r0
   13aa0:	mov	r7, #0
   13aa4:	mov	r0, r5
   13aa8:	mov	r1, r7
   13aac:	bl	12d90 <table_get_column_data_type@@Base>
   13ab0:	cmp	r0, #23
   13ab4:	beq	13ad8 <table_remove_row@@Base+0x5c>
   13ab8:	mov	r0, r5
   13abc:	mov	r1, r4
   13ac0:	mov	r2, r7
   13ac4:	bl	1439c <table_get_cell_ptr@@Base>
   13ac8:	ldr	r0, [r0]
   13acc:	cmp	r0, #0
   13ad0:	beq	13ad8 <table_remove_row@@Base+0x5c>
   13ad4:	bl	11fd4 <free@plt>
   13ad8:	add	r7, r7, #1
   13adc:	cmp	r6, r7
   13ae0:	bne	13aa4 <table_remove_row@@Base+0x28>
   13ae4:	ldr	r0, [r5, #16]
   13ae8:	ldr	r0, [r0, r4, lsl #2]
   13aec:	cmp	r0, #0
   13af0:	beq	13af8 <table_remove_row@@Base+0x7c>
   13af4:	bl	11fd4 <free@plt>
   13af8:	sub	r0, r8, #1
   13afc:	cmp	r0, r4
   13b00:	ble	13b24 <table_remove_row@@Base+0xa8>
   13b04:	mov	r1, r4
   13b08:	ldr	r2, [r5, #16]
   13b0c:	add	r3, r2, r1, lsl #2
   13b10:	ldr	r3, [r3, #4]
   13b14:	str	r3, [r2, r1, lsl #2]
   13b18:	add	r1, r1, #1
   13b1c:	cmp	r0, r1
   13b20:	bne	13b08 <table_remove_row@@Base+0x8c>
   13b24:	ldr	r0, [r5, #20]
   13b28:	ldr	r1, [r5, #24]
   13b2c:	sub	r0, r0, #1
   13b30:	udiv	r2, r0, r1
   13b34:	str	r0, [r5, #20]
   13b38:	mls	r0, r2, r1, r0
   13b3c:	cmp	r0, #0
   13b40:	bne	13b60 <table_remove_row@@Base+0xe4>
   13b44:	ldr	r2, [r5, #28]
   13b48:	ldr	r0, [r5, #16]
   13b4c:	sub	r1, r2, r1
   13b50:	str	r1, [r5, #28]
   13b54:	lsl	r1, r1, #2
   13b58:	bl	11fec <realloc@plt>
   13b5c:	str	r0, [r5, #16]
   13b60:	mov	r0, r5
   13b64:	mov	r1, r4
   13b68:	mvn	r2, #0
   13b6c:	mov	r3, #4
   13b70:	bl	12c28 <table_notify@@Base>
   13b74:	mov	r0, #0
   13b78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00013b7c <table_set_row_ptr@@Base>:
   13b7c:	ldr	r2, [r2]
   13b80:	ldr	r0, [r0, #16]
   13b84:	str	r2, [r0, r1, lsl #2]
   13b88:	bx	lr

00013b8c <table_set@@Base>:
   13b8c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13b90:	add	fp, sp, #24
   13b94:	mov	r8, r3
   13b98:	mov	r4, r2
   13b9c:	mov	r9, r1
   13ba0:	mov	r6, r0
   13ba4:	bl	1439c <table_get_cell_ptr@@Base>
   13ba8:	mov	r5, r0
   13bac:	mov	r0, r6
   13bb0:	mov	r1, r4
   13bb4:	bl	12cf4 <table_get_col_ptr@@Base>
   13bb8:	ldr	r1, [fp, #8]
   13bbc:	mvn	r7, #0
   13bc0:	cmp	r1, #23
   13bc4:	bhi	13e84 <table_set@@Base+0x2f8>
   13bc8:	add	r2, pc, #0
   13bcc:	ldr	pc, [r2, r1, lsl #2]
   13bd0:	andeq	r3, r1, r0, lsr ip
   13bd4:	andeq	r3, r1, r0, asr #24
   13bd8:	andeq	r3, r1, r0, asr ip
   13bdc:	andeq	r3, r1, r0, ror #24
   13be0:	andeq	r3, r1, r0, ror ip
   13be4:	andeq	r3, r1, r0, lsl #25
   13be8:	muleq	r1, r0, ip
   13bec:	andeq	r3, r1, r0, lsr #25
   13bf0:			; <UNDEFINED> instruction: 0x00013cb0
   13bf4:	andeq	r3, r1, r0, asr #25
   13bf8:	ldrdeq	r3, [r1], -r0
   13bfc:	andeq	r3, r1, r0, ror #25
   13c00:	andeq	r3, r1, r8, lsl sp
   13c04:	andeq	r3, r1, r8, lsr #26
   13c08:	andeq	r3, r1, r8, lsr sp
   13c0c:	andeq	r3, r1, r8, asr #26
   13c10:	andeq	r3, r1, r8, asr sp
   13c14:	andeq	r3, r1, ip, lsl #27
   13c18:	muleq	r1, ip, sp
   13c1c:	ldrdeq	r3, [r1], -ip
   13c20:	andeq	r3, r1, ip, ror #27
   13c24:	strdeq	r3, [r1], -ip
   13c28:	andeq	r3, r1, r8, lsr lr
   13c2c:	andeq	r3, r1, ip, lsl #29
   13c30:	ldr	r0, [r0, #4]
   13c34:	cmp	r0, #0
   13c38:	bne	13e84 <table_set@@Base+0x2f8>
   13c3c:	b	13d64 <table_set@@Base+0x1d8>
   13c40:	ldr	r0, [r0, #4]
   13c44:	cmp	r0, #1
   13c48:	beq	13d64 <table_set@@Base+0x1d8>
   13c4c:	b	13e84 <table_set@@Base+0x2f8>
   13c50:	ldr	r0, [r0, #4]
   13c54:	cmp	r0, #2
   13c58:	beq	13e44 <table_set@@Base+0x2b8>
   13c5c:	b	13e84 <table_set@@Base+0x2f8>
   13c60:	ldr	r0, [r0, #4]
   13c64:	cmp	r0, #3
   13c68:	beq	13e44 <table_set@@Base+0x2b8>
   13c6c:	b	13e84 <table_set@@Base+0x2f8>
   13c70:	ldr	r0, [r0, #4]
   13c74:	cmp	r0, #4
   13c78:	beq	13cec <table_set@@Base+0x160>
   13c7c:	b	13e84 <table_set@@Base+0x2f8>
   13c80:	ldr	r0, [r0, #4]
   13c84:	cmp	r0, #5
   13c88:	beq	13cec <table_set@@Base+0x160>
   13c8c:	b	13e84 <table_set@@Base+0x2f8>
   13c90:	ldr	r0, [r0, #4]
   13c94:	cmp	r0, #6
   13c98:	beq	13d64 <table_set@@Base+0x1d8>
   13c9c:	b	13e84 <table_set@@Base+0x2f8>
   13ca0:	ldr	r0, [r0, #4]
   13ca4:	cmp	r0, #7
   13ca8:	beq	13d64 <table_set@@Base+0x1d8>
   13cac:	b	13e84 <table_set@@Base+0x2f8>
   13cb0:	ldr	r0, [r0, #4]
   13cb4:	cmp	r0, #8
   13cb8:	beq	13da8 <table_set@@Base+0x21c>
   13cbc:	b	13e84 <table_set@@Base+0x2f8>
   13cc0:	ldr	r0, [r0, #4]
   13cc4:	cmp	r0, #9
   13cc8:	beq	13da8 <table_set@@Base+0x21c>
   13ccc:	b	13e84 <table_set@@Base+0x2f8>
   13cd0:	ldr	r0, [r0, #4]
   13cd4:	cmp	r0, #10
   13cd8:	beq	13cec <table_set@@Base+0x160>
   13cdc:	b	13e84 <table_set@@Base+0x2f8>
   13ce0:	ldr	r0, [r0, #4]
   13ce4:	cmp	r0, #11
   13ce8:	bne	13e84 <table_set@@Base+0x2f8>
   13cec:	ldr	r0, [r5]
   13cf0:	cmp	r0, #0
   13cf4:	bne	13d0c <table_set@@Base+0x180>
   13cf8:	mov	r0, #2
   13cfc:	bl	12004 <malloc@plt>
   13d00:	cmp	r0, #0
   13d04:	str	r0, [r5]
   13d08:	beq	13e84 <table_set@@Base+0x2f8>
   13d0c:	ldrh	r1, [r8]
   13d10:	strh	r1, [r0]
   13d14:	b	13e6c <table_set@@Base+0x2e0>
   13d18:	ldr	r0, [r0, #4]
   13d1c:	cmp	r0, #12
   13d20:	beq	13d64 <table_set@@Base+0x1d8>
   13d24:	b	13e84 <table_set@@Base+0x2f8>
   13d28:	ldr	r0, [r0, #4]
   13d2c:	cmp	r0, #13
   13d30:	beq	13d64 <table_set@@Base+0x1d8>
   13d34:	b	13e84 <table_set@@Base+0x2f8>
   13d38:	ldr	r0, [r0, #4]
   13d3c:	cmp	r0, #14
   13d40:	beq	13da8 <table_set@@Base+0x21c>
   13d44:	b	13e84 <table_set@@Base+0x2f8>
   13d48:	ldr	r0, [r0, #4]
   13d4c:	cmp	r0, #15
   13d50:	beq	13da8 <table_set@@Base+0x21c>
   13d54:	b	13e84 <table_set@@Base+0x2f8>
   13d58:	ldr	r0, [r0, #4]
   13d5c:	cmp	r0, #16
   13d60:	bne	13e84 <table_set@@Base+0x2f8>
   13d64:	ldr	r0, [r5]
   13d68:	cmp	r0, #0
   13d6c:	bne	13d84 <table_set@@Base+0x1f8>
   13d70:	mov	r0, #4
   13d74:	bl	12004 <malloc@plt>
   13d78:	cmp	r0, #0
   13d7c:	str	r0, [r5]
   13d80:	beq	13e84 <table_set@@Base+0x2f8>
   13d84:	ldr	r1, [r8]
   13d88:	b	13dd4 <table_set@@Base+0x248>
   13d8c:	ldr	r0, [r0, #4]
   13d90:	cmp	r0, #17
   13d94:	beq	13da8 <table_set@@Base+0x21c>
   13d98:	b	13e84 <table_set@@Base+0x2f8>
   13d9c:	ldr	r0, [r0, #4]
   13da0:	cmp	r0, #18
   13da4:	bne	13e84 <table_set@@Base+0x2f8>
   13da8:	ldr	r0, [r5]
   13dac:	cmp	r0, #0
   13db0:	bne	13dc8 <table_set@@Base+0x23c>
   13db4:	mov	r0, #8
   13db8:	bl	12004 <malloc@plt>
   13dbc:	cmp	r0, #0
   13dc0:	str	r0, [r5]
   13dc4:	beq	13e84 <table_set@@Base+0x2f8>
   13dc8:	ldr	r1, [r8]
   13dcc:	ldr	r2, [r8, #4]
   13dd0:	str	r2, [r0, #4]
   13dd4:	str	r1, [r0]
   13dd8:	b	13e6c <table_set@@Base+0x2e0>
   13ddc:	ldr	r0, [r0, #4]
   13de0:	cmp	r0, #19
   13de4:	beq	13e44 <table_set@@Base+0x2b8>
   13de8:	b	13e84 <table_set@@Base+0x2f8>
   13dec:	ldr	r0, [r0, #4]
   13df0:	cmp	r0, #20
   13df4:	beq	13e44 <table_set@@Base+0x2b8>
   13df8:	b	13e84 <table_set@@Base+0x2f8>
   13dfc:	ldr	r0, [r0, #4]
   13e00:	cmp	r0, #21
   13e04:	bne	13e84 <table_set@@Base+0x2f8>
   13e08:	mov	r0, r8
   13e0c:	bl	12028 <strlen@plt>
   13e10:	ldr	r2, [r5]
   13e14:	add	r1, r0, #1
   13e18:	mov	r0, r2
   13e1c:	bl	11fec <realloc@plt>
   13e20:	cmp	r0, #0
   13e24:	str	r0, [r5]
   13e28:	beq	13e84 <table_set@@Base+0x2f8>
   13e2c:	mov	r1, r8
   13e30:	bl	11ff8 <strcpy@plt>
   13e34:	b	13e6c <table_set@@Base+0x2e0>
   13e38:	ldr	r0, [r0, #4]
   13e3c:	cmp	r0, #22
   13e40:	bne	13e84 <table_set@@Base+0x2f8>
   13e44:	ldr	r0, [r5]
   13e48:	cmp	r0, #0
   13e4c:	bne	13e64 <table_set@@Base+0x2d8>
   13e50:	mov	r0, #1
   13e54:	bl	12004 <malloc@plt>
   13e58:	cmp	r0, #0
   13e5c:	str	r0, [r5]
   13e60:	beq	13e84 <table_set@@Base+0x2f8>
   13e64:	ldrb	r1, [r8]
   13e68:	strb	r1, [r0]
   13e6c:	mov	r0, r6
   13e70:	mov	r1, r9
   13e74:	mov	r2, r4
   13e78:	mov	r3, #1
   13e7c:	bl	12c28 <table_notify@@Base>
   13e80:	mov	r7, #0
   13e84:	mov	r0, r7
   13e88:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13e8c:	ldr	r0, [r0, #4]
   13e90:	cmp	r0, #23
   13e94:	bne	13e84 <table_set@@Base+0x2f8>
   13e98:	str	r8, [r5]
   13e9c:	b	13e6c <table_set@@Base+0x2e0>

00013ea0 <table_set_bool@@Base>:
   13ea0:	push	{fp, lr}
   13ea4:	mov	fp, sp
   13ea8:	sub	sp, sp, #8
   13eac:	strb	r3, [fp, #-1]
   13eb0:	mov	r3, #22
   13eb4:	str	r3, [sp]
   13eb8:	sub	r3, fp, #1
   13ebc:	bl	13b8c <table_set@@Base>
   13ec0:	mov	sp, fp
   13ec4:	pop	{fp, pc}

00013ec8 <table_set_int@@Base>:
   13ec8:	push	{fp, lr}
   13ecc:	mov	fp, sp
   13ed0:	sub	sp, sp, #8
   13ed4:	str	r3, [sp, #4]
   13ed8:	mov	r3, #0
   13edc:	str	r3, [sp]
   13ee0:	add	r3, sp, #4
   13ee4:	bl	13b8c <table_set@@Base>
   13ee8:	mov	sp, fp
   13eec:	pop	{fp, pc}

00013ef0 <table_set_uint@@Base>:
   13ef0:	push	{fp, lr}
   13ef4:	mov	fp, sp
   13ef8:	sub	sp, sp, #8
   13efc:	str	r3, [sp, #4]
   13f00:	mov	r3, #1
   13f04:	str	r3, [sp]
   13f08:	add	r3, sp, #4
   13f0c:	bl	13b8c <table_set@@Base>
   13f10:	mov	sp, fp
   13f14:	pop	{fp, pc}

00013f18 <table_set_int8@@Base>:
   13f18:	push	{fp, lr}
   13f1c:	mov	fp, sp
   13f20:	sub	sp, sp, #8
   13f24:	strb	r3, [fp, #-1]
   13f28:	mov	r3, #2
   13f2c:	str	r3, [sp]
   13f30:	sub	r3, fp, #1
   13f34:	bl	13b8c <table_set@@Base>
   13f38:	mov	sp, fp
   13f3c:	pop	{fp, pc}

00013f40 <table_set_uint8@@Base>:
   13f40:	push	{fp, lr}
   13f44:	mov	fp, sp
   13f48:	sub	sp, sp, #8
   13f4c:	strb	r3, [fp, #-1]
   13f50:	mov	r3, #3
   13f54:	str	r3, [sp]
   13f58:	sub	r3, fp, #1
   13f5c:	bl	13b8c <table_set@@Base>
   13f60:	mov	sp, fp
   13f64:	pop	{fp, pc}

00013f68 <table_set_int16@@Base>:
   13f68:	push	{fp, lr}
   13f6c:	mov	fp, sp
   13f70:	sub	sp, sp, #8
   13f74:	strh	r3, [fp, #-2]
   13f78:	mov	r3, #4
   13f7c:	str	r3, [sp]
   13f80:	sub	r3, fp, #2
   13f84:	bl	13b8c <table_set@@Base>
   13f88:	mov	sp, fp
   13f8c:	pop	{fp, pc}

00013f90 <table_set_uint16@@Base>:
   13f90:	push	{fp, lr}
   13f94:	mov	fp, sp
   13f98:	sub	sp, sp, #8
   13f9c:	strh	r3, [fp, #-2]
   13fa0:	mov	r3, #5
   13fa4:	str	r3, [sp]
   13fa8:	sub	r3, fp, #2
   13fac:	bl	13b8c <table_set@@Base>
   13fb0:	mov	sp, fp
   13fb4:	pop	{fp, pc}

00013fb8 <table_set_int32@@Base>:
   13fb8:	push	{fp, lr}
   13fbc:	mov	fp, sp
   13fc0:	sub	sp, sp, #8
   13fc4:	str	r3, [sp, #4]
   13fc8:	mov	r3, #6
   13fcc:	str	r3, [sp]
   13fd0:	add	r3, sp, #4
   13fd4:	bl	13b8c <table_set@@Base>
   13fd8:	mov	sp, fp
   13fdc:	pop	{fp, pc}

00013fe0 <table_set_uint32@@Base>:
   13fe0:	push	{fp, lr}
   13fe4:	mov	fp, sp
   13fe8:	sub	sp, sp, #8
   13fec:	str	r3, [sp, #4]
   13ff0:	mov	r3, #7
   13ff4:	str	r3, [sp]
   13ff8:	add	r3, sp, #4
   13ffc:	bl	13b8c <table_set@@Base>
   14000:	mov	sp, fp
   14004:	pop	{fp, pc}

00014008 <table_set_int64@@Base>:
   14008:	push	{fp, lr}
   1400c:	mov	fp, sp
   14010:	sub	sp, sp, #16
   14014:	ldr	r3, [fp, #12]
   14018:	str	r3, [sp, #12]
   1401c:	ldr	r3, [fp, #8]
   14020:	str	r3, [sp, #8]
   14024:	mov	r3, #8
   14028:	str	r3, [sp]
   1402c:	add	r3, sp, #8
   14030:	bl	13b8c <table_set@@Base>
   14034:	mov	sp, fp
   14038:	pop	{fp, pc}

0001403c <table_set_uint64@@Base>:
   1403c:	push	{fp, lr}
   14040:	mov	fp, sp
   14044:	sub	sp, sp, #16
   14048:	ldr	r3, [fp, #12]
   1404c:	str	r3, [sp, #12]
   14050:	ldr	r3, [fp, #8]
   14054:	str	r3, [sp, #8]
   14058:	mov	r3, #9
   1405c:	str	r3, [sp]
   14060:	add	r3, sp, #8
   14064:	bl	13b8c <table_set@@Base>
   14068:	mov	sp, fp
   1406c:	pop	{fp, pc}

00014070 <table_set_short@@Base>:
   14070:	push	{fp, lr}
   14074:	mov	fp, sp
   14078:	sub	sp, sp, #8
   1407c:	strh	r3, [fp, #-2]
   14080:	mov	r3, #10
   14084:	str	r3, [sp]
   14088:	sub	r3, fp, #2
   1408c:	bl	13b8c <table_set@@Base>
   14090:	mov	sp, fp
   14094:	pop	{fp, pc}

00014098 <table_set_ushort@@Base>:
   14098:	push	{fp, lr}
   1409c:	mov	fp, sp
   140a0:	sub	sp, sp, #8
   140a4:	strh	r3, [fp, #-2]
   140a8:	mov	r3, #11
   140ac:	str	r3, [sp]
   140b0:	sub	r3, fp, #2
   140b4:	bl	13b8c <table_set@@Base>
   140b8:	mov	sp, fp
   140bc:	pop	{fp, pc}

000140c0 <table_set_long@@Base>:
   140c0:	push	{fp, lr}
   140c4:	mov	fp, sp
   140c8:	sub	sp, sp, #8
   140cc:	str	r3, [sp, #4]
   140d0:	mov	r3, #12
   140d4:	str	r3, [sp]
   140d8:	add	r3, sp, #4
   140dc:	bl	13b8c <table_set@@Base>
   140e0:	mov	sp, fp
   140e4:	pop	{fp, pc}

000140e8 <table_set_ulong@@Base>:
   140e8:	push	{fp, lr}
   140ec:	mov	fp, sp
   140f0:	sub	sp, sp, #8
   140f4:	str	r3, [sp, #4]
   140f8:	mov	r3, #13
   140fc:	str	r3, [sp]
   14100:	add	r3, sp, #4
   14104:	bl	13b8c <table_set@@Base>
   14108:	mov	sp, fp
   1410c:	pop	{fp, pc}

00014110 <table_set_llong@@Base>:
   14110:	push	{fp, lr}
   14114:	mov	fp, sp
   14118:	sub	sp, sp, #16
   1411c:	ldr	r3, [fp, #12]
   14120:	str	r3, [sp, #12]
   14124:	ldr	r3, [fp, #8]
   14128:	str	r3, [sp, #8]
   1412c:	mov	r3, #14
   14130:	str	r3, [sp]
   14134:	add	r3, sp, #8
   14138:	bl	13b8c <table_set@@Base>
   1413c:	mov	sp, fp
   14140:	pop	{fp, pc}

00014144 <table_set_ullong@@Base>:
   14144:	push	{fp, lr}
   14148:	mov	fp, sp
   1414c:	sub	sp, sp, #16
   14150:	ldr	r3, [fp, #12]
   14154:	str	r3, [sp, #12]
   14158:	ldr	r3, [fp, #8]
   1415c:	str	r3, [sp, #8]
   14160:	mov	r3, #15
   14164:	str	r3, [sp]
   14168:	add	r3, sp, #8
   1416c:	bl	13b8c <table_set@@Base>
   14170:	mov	sp, fp
   14174:	pop	{fp, pc}

00014178 <table_set_float@@Base>:
   14178:	push	{fp, lr}
   1417c:	mov	fp, sp
   14180:	sub	sp, sp, #8
   14184:	mov	r3, #16
   14188:	vstr	s0, [sp, #4]
   1418c:	str	r3, [sp]
   14190:	add	r3, sp, #4
   14194:	bl	13b8c <table_set@@Base>
   14198:	mov	sp, fp
   1419c:	pop	{fp, pc}

000141a0 <table_set_double@@Base>:
   141a0:	push	{fp, lr}
   141a4:	mov	fp, sp
   141a8:	sub	sp, sp, #16
   141ac:	mov	r3, #17
   141b0:	vstr	d0, [sp, #8]
   141b4:	str	r3, [sp]
   141b8:	add	r3, sp, #8
   141bc:	bl	13b8c <table_set@@Base>
   141c0:	mov	sp, fp
   141c4:	pop	{fp, pc}

000141c8 <table_set_ldouble@@Base>:
   141c8:	push	{fp, lr}
   141cc:	mov	fp, sp
   141d0:	sub	sp, sp, #16
   141d4:	mov	r3, #18
   141d8:	vstr	d0, [sp, #8]
   141dc:	str	r3, [sp]
   141e0:	add	r3, sp, #8
   141e4:	bl	13b8c <table_set@@Base>
   141e8:	mov	sp, fp
   141ec:	pop	{fp, pc}

000141f0 <table_set_string@@Base>:
   141f0:	push	{fp, lr}
   141f4:	mov	fp, sp
   141f8:	sub	sp, sp, #8
   141fc:	mov	ip, #21
   14200:	str	ip, [sp]
   14204:	bl	13b8c <table_set@@Base>
   14208:	mov	sp, fp
   1420c:	pop	{fp, pc}

00014210 <table_set_char@@Base>:
   14210:	push	{fp, lr}
   14214:	mov	fp, sp
   14218:	sub	sp, sp, #8
   1421c:	strb	r3, [fp, #-1]
   14220:	mov	r3, #19
   14224:	str	r3, [sp]
   14228:	sub	r3, fp, #1
   1422c:	bl	13b8c <table_set@@Base>
   14230:	mov	sp, fp
   14234:	pop	{fp, pc}

00014238 <table_set_uchar@@Base>:
   14238:	push	{fp, lr}
   1423c:	mov	fp, sp
   14240:	sub	sp, sp, #8
   14244:	strb	r3, [fp, #-1]
   14248:	mov	r3, #20
   1424c:	str	r3, [sp]
   14250:	sub	r3, fp, #1
   14254:	bl	13b8c <table_set@@Base>
   14258:	mov	sp, fp
   1425c:	pop	{fp, pc}

00014260 <table_set_ptr@@Base>:
   14260:	push	{fp, lr}
   14264:	mov	fp, sp
   14268:	sub	sp, sp, #8
   1426c:	mov	ip, #23
   14270:	str	ip, [sp]
   14274:	bl	13b8c <table_set@@Base>
   14278:	mov	sp, fp
   1427c:	pop	{fp, pc}

00014280 <table_column_is_valid@@Base>:
   14280:	cmp	r0, #0
   14284:	moveq	r0, #0
   14288:	bxeq	lr
   1428c:	push	{r4, sl, fp, lr}
   14290:	add	fp, sp, #8
   14294:	mov	r4, r1
   14298:	bl	12d1c <table_get_column_length@@Base>
   1429c:	cmp	r0, r4
   142a0:	mov	r0, #0
   142a4:	mov	r1, #0
   142a8:	movwgt	r0, #1
   142ac:	cmn	r4, #1
   142b0:	movwgt	r1, #1
   142b4:	and	r0, r1, r0
   142b8:	pop	{r4, sl, fp, pc}

000142bc <table_row_is_valid@@Base>:
   142bc:	cmp	r0, #0
   142c0:	moveq	r0, #0
   142c4:	bxeq	lr
   142c8:	push	{r4, sl, fp, lr}
   142cc:	add	fp, sp, #8
   142d0:	mov	r4, r1
   142d4:	bl	139c4 <table_get_row_length@@Base>
   142d8:	cmp	r0, r4
   142dc:	mov	r0, #0
   142e0:	mov	r1, #0
   142e4:	movwgt	r0, #1
   142e8:	cmn	r4, #1
   142ec:	movwgt	r1, #1
   142f0:	and	r0, r1, r0
   142f4:	pop	{r4, sl, fp, pc}

000142f8 <table_cell_is_valid@@Base>:
   142f8:	push	{r4, r5, r6, r7, fp, lr}
   142fc:	add	fp, sp, #16
   14300:	mov	r5, #0
   14304:	cmp	r0, #0
   14308:	beq	1434c <table_cell_is_valid@@Base+0x54>
   1430c:	mov	r7, r2
   14310:	mov	r4, r1
   14314:	mov	r6, r0
   14318:	bl	12d1c <table_get_column_length@@Base>
   1431c:	cmp	r7, #0
   14320:	cmpge	r0, r7
   14324:	ble	1434c <table_cell_is_valid@@Base+0x54>
   14328:	mov	r0, r6
   1432c:	bl	139c4 <table_get_row_length@@Base>
   14330:	cmp	r0, r4
   14334:	mov	r0, #0
   14338:	mov	r1, #0
   1433c:	movwgt	r0, #1
   14340:	cmn	r4, #1
   14344:	movwgt	r1, #1
   14348:	and	r5, r1, r0
   1434c:	mov	r0, r5
   14350:	pop	{r4, r5, r6, r7, fp, pc}

00014354 <table_cell_has_value@@Base>:
   14354:	push	{fp, lr}
   14358:	mov	fp, sp
   1435c:	bl	1439c <table_get_cell_ptr@@Base>
   14360:	cmp	r0, #0
   14364:	moveq	r0, #0
   14368:	popeq	{fp, pc}
   1436c:	ldr	r0, [r0]
   14370:	cmp	r0, #0
   14374:	movwne	r0, #1
   14378:	pop	{fp, pc}

0001437c <table_cell_init@@Base>:
   1437c:	push	{r4, sl, fp, lr}
   14380:	add	fp, sp, #8
   14384:	mov	r4, r2
   14388:	bl	13960 <table_get_row_ptr@@Base>
   1438c:	ldr	r0, [r0]
   14390:	mov	r1, #0
   14394:	str	r1, [r0, r4, lsl #2]
   14398:	pop	{r4, sl, fp, pc}

0001439c <table_get_cell_ptr@@Base>:
   1439c:	push	{r4, sl, fp, lr}
   143a0:	add	fp, sp, #8
   143a4:	mov	r4, r2
   143a8:	bl	13960 <table_get_row_ptr@@Base>
   143ac:	ldr	r0, [r0]
   143b0:	add	r0, r0, r4, lsl #2
   143b4:	pop	{r4, sl, fp, pc}

000143b8 <table_cell_destroy@@Base>:
   143b8:	push	{r4, r5, r6, sl, fp, lr}
   143bc:	add	fp, sp, #16
   143c0:	mov	r5, r1
   143c4:	mov	r1, r2
   143c8:	mov	r4, r2
   143cc:	mov	r6, r0
   143d0:	bl	12d90 <table_get_column_data_type@@Base>
   143d4:	cmp	r0, #23
   143d8:	popeq	{r4, r5, r6, sl, fp, pc}
   143dc:	mov	r0, r6
   143e0:	mov	r1, r5
   143e4:	bl	13960 <table_get_row_ptr@@Base>
   143e8:	ldr	r0, [r0]
   143ec:	ldr	r0, [r0, r4, lsl #2]
   143f0:	cmp	r0, #0
   143f4:	beq	14400 <table_cell_destroy@@Base+0x48>
   143f8:	pop	{r4, r5, r6, sl, fp, lr}
   143fc:	b	11fd4 <free@plt>
   14400:	pop	{r4, r5, r6, sl, fp, pc}

00014404 <table_cell_to_buffer@@Base>:
   14404:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14408:	add	fp, sp, #24
   1440c:	sub	sp, sp, #8
   14410:	mov	r7, r1
   14414:	mov	r1, r2
   14418:	mov	r5, r3
   1441c:	mov	r6, r2
   14420:	mov	r4, r0
   14424:	bl	12d90 <table_get_column_data_type@@Base>
   14428:	cmp	r0, #23
   1442c:	bhi	1471c <table_cell_to_buffer@@Base+0x318>
   14430:	ldr	r8, [fp, #8]
   14434:	add	r1, pc, #0
   14438:	ldr	pc, [r1, r0, lsl #2]
   1443c:	muleq	r1, ip, r4
   14440:			; <UNDEFINED> instruction: 0x000144b0
   14444:	andeq	r4, r1, r4, asr #9
   14448:	ldrdeq	r4, [r1], -r8
   1444c:	andeq	r4, r1, ip, ror #9
   14450:	andeq	r4, r1, r0, lsl #10
   14454:	andeq	r4, r1, r4, lsl r5
   14458:	andeq	r4, r1, r8, lsr #10
   1445c:	andeq	r4, r1, r8, asr #10
   14460:	andeq	r4, r1, ip, asr r5
   14464:	andeq	r4, r1, r0, ror r5
   14468:	muleq	r1, r0, r5
   1446c:			; <UNDEFINED> instruction: 0x000145b0
   14470:	ldrdeq	r4, [r1], -r0
   14474:	strdeq	r4, [r1], -r0
   14478:	andeq	r4, r1, r0, lsl r6
   1447c:	andeq	r4, r1, r0, lsr r6
   14480:	andeq	r4, r1, r4, asr r6
   14484:	andeq	r4, r1, r4, ror r6
   14488:	andeq	r4, r1, r0, lsr #13
   1448c:			; <UNDEFINED> instruction: 0x000146b4
   14490:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14494:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14498:	andeq	r4, r1, r8, lsr #14
   1449c:	mov	r0, r4
   144a0:	mov	r1, r7
   144a4:	mov	r2, r6
   144a8:	bl	1371c <table_get_int@@Base>
   144ac:	b	14704 <table_cell_to_buffer@@Base+0x300>
   144b0:	mov	r0, r4
   144b4:	mov	r1, r7
   144b8:	mov	r2, r6
   144bc:	bl	13734 <table_get_uint@@Base>
   144c0:	b	14538 <table_cell_to_buffer@@Base+0x134>
   144c4:	mov	r0, r4
   144c8:	mov	r1, r7
   144cc:	mov	r2, r6
   144d0:	bl	1374c <table_get_int8@@Base>
   144d4:	b	14704 <table_cell_to_buffer@@Base+0x300>
   144d8:	mov	r0, r4
   144dc:	mov	r1, r7
   144e0:	mov	r2, r6
   144e4:	bl	13764 <table_get_uint8@@Base>
   144e8:	b	14538 <table_cell_to_buffer@@Base+0x134>
   144ec:	mov	r0, r4
   144f0:	mov	r1, r7
   144f4:	mov	r2, r6
   144f8:	bl	1377c <table_get_int16@@Base>
   144fc:	b	14704 <table_cell_to_buffer@@Base+0x300>
   14500:	mov	r0, r4
   14504:	mov	r1, r7
   14508:	mov	r2, r6
   1450c:	bl	13794 <table_get_uint16@@Base>
   14510:	b	14538 <table_cell_to_buffer@@Base+0x134>
   14514:	mov	r0, r4
   14518:	mov	r1, r7
   1451c:	mov	r2, r6
   14520:	bl	137ac <table_get_int32@@Base>
   14524:	b	14704 <table_cell_to_buffer@@Base+0x300>
   14528:	mov	r0, r4
   1452c:	mov	r1, r7
   14530:	mov	r2, r6
   14534:	bl	137c4 <table_get_uint32@@Base>
   14538:	movw	r2, #20259	; 0x4f23
   1453c:	mov	r3, r0
   14540:	movt	r2, #1
   14544:	b	14710 <table_cell_to_buffer@@Base+0x30c>
   14548:	mov	r0, r4
   1454c:	mov	r1, r7
   14550:	mov	r2, r6
   14554:	bl	137dc <table_get_int64@@Base>
   14558:	b	14600 <table_cell_to_buffer@@Base+0x1fc>
   1455c:	mov	r0, r4
   14560:	mov	r1, r7
   14564:	mov	r2, r6
   14568:	bl	137f4 <table_get_uint64@@Base>
   1456c:	b	14620 <table_cell_to_buffer@@Base+0x21c>
   14570:	mov	r0, r4
   14574:	mov	r1, r7
   14578:	mov	r2, r6
   1457c:	bl	1380c <table_get_short@@Base>
   14580:	movw	r2, #20272	; 0x4f30
   14584:	mov	r3, r0
   14588:	movt	r2, #1
   1458c:	b	14710 <table_cell_to_buffer@@Base+0x30c>
   14590:	mov	r0, r4
   14594:	mov	r1, r7
   14598:	mov	r2, r6
   1459c:	bl	13824 <table_get_ushort@@Base>
   145a0:	movw	r2, #20276	; 0x4f34
   145a4:	mov	r3, r0
   145a8:	movt	r2, #1
   145ac:	b	14710 <table_cell_to_buffer@@Base+0x30c>
   145b0:	mov	r0, r4
   145b4:	mov	r1, r7
   145b8:	mov	r2, r6
   145bc:	bl	1383c <table_get_long@@Base>
   145c0:	movw	r2, #20280	; 0x4f38
   145c4:	mov	r3, r0
   145c8:	movt	r2, #1
   145cc:	b	14710 <table_cell_to_buffer@@Base+0x30c>
   145d0:	mov	r0, r4
   145d4:	mov	r1, r7
   145d8:	mov	r2, r6
   145dc:	bl	13854 <table_get_ulong@@Base>
   145e0:	movw	r2, #20284	; 0x4f3c
   145e4:	mov	r3, r0
   145e8:	movt	r2, #1
   145ec:	b	14710 <table_cell_to_buffer@@Base+0x30c>
   145f0:	mov	r0, r4
   145f4:	mov	r1, r7
   145f8:	mov	r2, r6
   145fc:	bl	1386c <table_get_llong@@Base>
   14600:	movw	r2, #20262	; 0x4f26
   14604:	stm	sp, {r0, r1}
   14608:	movt	r2, #1
   1460c:	b	14690 <table_cell_to_buffer@@Base+0x28c>
   14610:	mov	r0, r4
   14614:	mov	r1, r7
   14618:	mov	r2, r6
   1461c:	bl	13884 <table_get_ullong@@Base>
   14620:	movw	r2, #20267	; 0x4f2b
   14624:	stm	sp, {r0, r1}
   14628:	movt	r2, #1
   1462c:	b	14690 <table_cell_to_buffer@@Base+0x28c>
   14630:	mov	r0, r4
   14634:	mov	r1, r7
   14638:	mov	r2, r6
   1463c:	bl	1389c <table_get_float@@Base>
   14640:	movw	r2, #20291	; 0x4f43
   14644:	vcvt.f64.f32	d16, s0
   14648:	vstr	d16, [sp]
   1464c:	movt	r2, #1
   14650:	b	14690 <table_cell_to_buffer@@Base+0x28c>
   14654:	mov	r0, r4
   14658:	mov	r1, r7
   1465c:	mov	r2, r6
   14660:	bl	138b4 <table_get_double@@Base>
   14664:	movw	r2, #20294	; 0x4f46
   14668:	vstr	d0, [sp]
   1466c:	movt	r2, #1
   14670:	b	14690 <table_cell_to_buffer@@Base+0x28c>
   14674:	mov	r0, r4
   14678:	mov	r1, r7
   1467c:	mov	r2, r6
   14680:	bl	138cc <table_get_ldouble@@Base>
   14684:	movw	r2, #20298	; 0x4f4a
   14688:	vstr	d0, [sp]
   1468c:	movt	r2, #1
   14690:	mov	r0, r5
   14694:	mov	r1, r8
   14698:	bl	12040 <snprintf@plt>
   1469c:	b	1471c <table_cell_to_buffer@@Base+0x318>
   146a0:	mov	r0, r4
   146a4:	mov	r1, r7
   146a8:	mov	r2, r6
   146ac:	bl	138e4 <table_get_char@@Base>
   146b0:	b	146c4 <table_cell_to_buffer@@Base+0x2c0>
   146b4:	mov	r0, r4
   146b8:	mov	r1, r7
   146bc:	mov	r2, r6
   146c0:	bl	138fc <table_get_uchar@@Base>
   146c4:	movw	r2, #20302	; 0x4f4e
   146c8:	mov	r3, r0
   146cc:	movt	r2, #1
   146d0:	b	14710 <table_cell_to_buffer@@Base+0x30c>
   146d4:	mov	r0, r4
   146d8:	mov	r1, r7
   146dc:	mov	r2, r6
   146e0:	bl	13914 <table_get_string@@Base>
   146e4:	movw	r2, #20288	; 0x4f40
   146e8:	mov	r3, r0
   146ec:	movt	r2, #1
   146f0:	b	14710 <table_cell_to_buffer@@Base+0x30c>
   146f4:	mov	r0, r4
   146f8:	mov	r1, r7
   146fc:	mov	r2, r6
   14700:	bl	13704 <table_get_bool@@Base>
   14704:	movw	r2, #20256	; 0x4f20
   14708:	mov	r3, r0
   1470c:	movt	r2, #1
   14710:	mov	r0, r5
   14714:	mov	r1, r8
   14718:	bl	12040 <snprintf@plt>
   1471c:	mov	r0, #0
   14720:	sub	sp, fp, #24
   14724:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14728:	mov	r0, r4
   1472c:	mov	r1, r7
   14730:	mov	r2, r6
   14734:	bl	13928 <table_get_ptr@@Base>
   14738:	movw	r2, #20305	; 0x4f51
   1473c:	mov	r3, r0
   14740:	movt	r2, #1
   14744:	b	14710 <table_cell_to_buffer@@Base+0x30c>

00014748 <table_cell_from_buffer@@Base>:
   14748:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1474c:	add	fp, sp, #24
   14750:	sub	sp, sp, #264	; 0x108
   14754:	mov	r5, r1
   14758:	mov	r1, r2
   1475c:	mov	r7, r3
   14760:	mov	r4, r2
   14764:	mov	r6, r0
   14768:	bl	12d90 <table_get_column_data_type@@Base>
   1476c:	cmp	r0, #23
   14770:	bhi	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14774:	add	r1, pc, #0
   14778:	ldr	pc, [r1, r0, lsl #2]
   1477c:	ldrdeq	r4, [r1], -ip
   14780:	andeq	r4, r1, r4, lsl r8
   14784:	andeq	r4, r1, ip, asr #16
   14788:	andeq	r4, r1, r4, lsl #17
   1478c:			; <UNDEFINED> instruction: 0x000148bc
   14790:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14794:	andeq	r4, r1, ip, lsr #18
   14798:	andeq	r4, r1, r4, ror #18
   1479c:	muleq	r1, ip, r9
   147a0:	ldrdeq	r4, [r1], -ip
   147a4:	andeq	r4, r1, ip, lsl sl
   147a8:	andeq	r4, r1, r4, asr sl
   147ac:	andeq	r4, r1, ip, lsl #21
   147b0:	andeq	r4, r1, r4, asr #21
   147b4:	strdeq	r4, [r1], -ip
   147b8:	andeq	r4, r1, ip, lsr fp
   147bc:	andeq	r4, r1, ip, ror fp
   147c0:			; <UNDEFINED> instruction: 0x00014bb4
   147c4:	andeq	r4, r1, ip, ror #23
   147c8:	andeq	r4, r1, r4, lsr #24
   147cc:	andeq	r4, r1, ip, asr ip
   147d0:	muleq	r1, r4, ip
   147d4:	andeq	r4, r1, ip, asr #25
   147d8:	andeq	r4, r1, r0, lsl sp
   147dc:	movw	r1, #20256	; 0x4f20
   147e0:	add	r2, sp, #8
   147e4:	mov	r0, r7
   147e8:	movt	r1, #1
   147ec:	bl	1204c <__isoc99_sscanf@plt>
   147f0:	mvn	r7, #0
   147f4:	cmp	r0, #1
   147f8:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   147fc:	ldr	r3, [sp, #8]
   14800:	mov	r0, r6
   14804:	mov	r1, r5
   14808:	mov	r2, r4
   1480c:	bl	13ec8 <table_set_int@@Base>
   14810:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14814:	movw	r1, #20259	; 0x4f23
   14818:	add	r2, sp, #8
   1481c:	mov	r0, r7
   14820:	movt	r1, #1
   14824:	bl	1204c <__isoc99_sscanf@plt>
   14828:	mvn	r7, #0
   1482c:	cmp	r0, #1
   14830:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14834:	ldr	r3, [sp, #8]
   14838:	mov	r0, r6
   1483c:	mov	r1, r5
   14840:	mov	r2, r4
   14844:	bl	13ef0 <table_set_uint@@Base>
   14848:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   1484c:	movw	r1, #20308	; 0x4f54
   14850:	add	r2, sp, #8
   14854:	mov	r0, r7
   14858:	movt	r1, #1
   1485c:	bl	1204c <__isoc99_sscanf@plt>
   14860:	mvn	r7, #0
   14864:	cmp	r0, #1
   14868:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   1486c:	ldrsb	r3, [sp, #8]
   14870:	mov	r0, r6
   14874:	mov	r1, r5
   14878:	mov	r2, r4
   1487c:	bl	13f18 <table_set_int8@@Base>
   14880:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14884:	movw	r1, #20313	; 0x4f59
   14888:	add	r2, sp, #8
   1488c:	mov	r0, r7
   14890:	movt	r1, #1
   14894:	bl	1204c <__isoc99_sscanf@plt>
   14898:	mvn	r7, #0
   1489c:	cmp	r0, #1
   148a0:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   148a4:	ldrb	r3, [sp, #8]
   148a8:	mov	r0, r6
   148ac:	mov	r1, r5
   148b0:	mov	r2, r4
   148b4:	bl	13f40 <table_set_uint8@@Base>
   148b8:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   148bc:	movw	r1, #20272	; 0x4f30
   148c0:	add	r2, sp, #8
   148c4:	mov	r0, r7
   148c8:	movt	r1, #1
   148cc:	bl	1204c <__isoc99_sscanf@plt>
   148d0:	mvn	r7, #0
   148d4:	cmp	r0, #1
   148d8:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   148dc:	ldrsh	r3, [sp, #8]
   148e0:	mov	r0, r6
   148e4:	mov	r1, r5
   148e8:	mov	r2, r4
   148ec:	bl	13f68 <table_set_int16@@Base>
   148f0:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   148f4:	movw	r1, #20276	; 0x4f34
   148f8:	add	r2, sp, #8
   148fc:	mov	r0, r7
   14900:	movt	r1, #1
   14904:	bl	1204c <__isoc99_sscanf@plt>
   14908:	mvn	r7, #0
   1490c:	cmp	r0, #1
   14910:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14914:	ldrh	r3, [sp, #8]
   14918:	mov	r0, r6
   1491c:	mov	r1, r5
   14920:	mov	r2, r4
   14924:	bl	13f90 <table_set_uint16@@Base>
   14928:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   1492c:	movw	r1, #20256	; 0x4f20
   14930:	add	r2, sp, #8
   14934:	mov	r0, r7
   14938:	movt	r1, #1
   1493c:	bl	1204c <__isoc99_sscanf@plt>
   14940:	mvn	r7, #0
   14944:	cmp	r0, #1
   14948:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   1494c:	ldr	r3, [sp, #8]
   14950:	mov	r0, r6
   14954:	mov	r1, r5
   14958:	mov	r2, r4
   1495c:	bl	13fb8 <table_set_int32@@Base>
   14960:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14964:	movw	r1, #20259	; 0x4f23
   14968:	add	r2, sp, #8
   1496c:	mov	r0, r7
   14970:	movt	r1, #1
   14974:	bl	1204c <__isoc99_sscanf@plt>
   14978:	mvn	r7, #0
   1497c:	cmp	r0, #1
   14980:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14984:	ldr	r3, [sp, #8]
   14988:	mov	r0, r6
   1498c:	mov	r1, r5
   14990:	mov	r2, r4
   14994:	bl	13fe0 <table_set_uint32@@Base>
   14998:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   1499c:	movw	r1, #20262	; 0x4f26
   149a0:	add	r2, sp, #8
   149a4:	mov	r0, r7
   149a8:	movt	r1, #1
   149ac:	bl	1204c <__isoc99_sscanf@plt>
   149b0:	mvn	r7, #0
   149b4:	cmp	r0, #1
   149b8:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   149bc:	ldr	r0, [sp, #8]
   149c0:	ldr	r1, [sp, #12]
   149c4:	mov	r2, r4
   149c8:	stm	sp, {r0, r1}
   149cc:	mov	r0, r6
   149d0:	mov	r1, r5
   149d4:	bl	14008 <table_set_int64@@Base>
   149d8:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   149dc:	movw	r1, #20267	; 0x4f2b
   149e0:	add	r2, sp, #8
   149e4:	mov	r0, r7
   149e8:	movt	r1, #1
   149ec:	bl	1204c <__isoc99_sscanf@plt>
   149f0:	mvn	r7, #0
   149f4:	cmp	r0, #1
   149f8:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   149fc:	ldr	r0, [sp, #8]
   14a00:	ldr	r1, [sp, #12]
   14a04:	mov	r2, r4
   14a08:	stm	sp, {r0, r1}
   14a0c:	mov	r0, r6
   14a10:	mov	r1, r5
   14a14:	bl	1403c <table_set_uint64@@Base>
   14a18:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14a1c:	movw	r1, #20272	; 0x4f30
   14a20:	add	r2, sp, #8
   14a24:	mov	r0, r7
   14a28:	movt	r1, #1
   14a2c:	bl	1204c <__isoc99_sscanf@plt>
   14a30:	mvn	r7, #0
   14a34:	cmp	r0, #1
   14a38:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14a3c:	ldrsh	r3, [sp, #8]
   14a40:	mov	r0, r6
   14a44:	mov	r1, r5
   14a48:	mov	r2, r4
   14a4c:	bl	14070 <table_set_short@@Base>
   14a50:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14a54:	movw	r1, #20276	; 0x4f34
   14a58:	add	r2, sp, #8
   14a5c:	mov	r0, r7
   14a60:	movt	r1, #1
   14a64:	bl	1204c <__isoc99_sscanf@plt>
   14a68:	mvn	r7, #0
   14a6c:	cmp	r0, #1
   14a70:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14a74:	ldrh	r3, [sp, #8]
   14a78:	mov	r0, r6
   14a7c:	mov	r1, r5
   14a80:	mov	r2, r4
   14a84:	bl	14098 <table_set_ushort@@Base>
   14a88:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14a8c:	movw	r1, #20280	; 0x4f38
   14a90:	add	r2, sp, #8
   14a94:	mov	r0, r7
   14a98:	movt	r1, #1
   14a9c:	bl	1204c <__isoc99_sscanf@plt>
   14aa0:	mvn	r7, #0
   14aa4:	cmp	r0, #1
   14aa8:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14aac:	ldr	r3, [sp, #8]
   14ab0:	mov	r0, r6
   14ab4:	mov	r1, r5
   14ab8:	mov	r2, r4
   14abc:	bl	140c0 <table_set_long@@Base>
   14ac0:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14ac4:	movw	r1, #20284	; 0x4f3c
   14ac8:	add	r2, sp, #8
   14acc:	mov	r0, r7
   14ad0:	movt	r1, #1
   14ad4:	bl	1204c <__isoc99_sscanf@plt>
   14ad8:	mvn	r7, #0
   14adc:	cmp	r0, #1
   14ae0:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14ae4:	ldr	r3, [sp, #8]
   14ae8:	mov	r0, r6
   14aec:	mov	r1, r5
   14af0:	mov	r2, r4
   14af4:	bl	140e8 <table_set_ulong@@Base>
   14af8:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14afc:	movw	r1, #20262	; 0x4f26
   14b00:	add	r2, sp, #8
   14b04:	mov	r0, r7
   14b08:	movt	r1, #1
   14b0c:	bl	1204c <__isoc99_sscanf@plt>
   14b10:	mvn	r7, #0
   14b14:	cmp	r0, #1
   14b18:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14b1c:	ldr	r0, [sp, #8]
   14b20:	ldr	r1, [sp, #12]
   14b24:	mov	r2, r4
   14b28:	stm	sp, {r0, r1}
   14b2c:	mov	r0, r6
   14b30:	mov	r1, r5
   14b34:	bl	14110 <table_set_llong@@Base>
   14b38:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14b3c:	movw	r1, #20267	; 0x4f2b
   14b40:	add	r2, sp, #8
   14b44:	mov	r0, r7
   14b48:	movt	r1, #1
   14b4c:	bl	1204c <__isoc99_sscanf@plt>
   14b50:	mvn	r7, #0
   14b54:	cmp	r0, #1
   14b58:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14b5c:	ldr	r0, [sp, #8]
   14b60:	ldr	r1, [sp, #12]
   14b64:	mov	r2, r4
   14b68:	stm	sp, {r0, r1}
   14b6c:	mov	r0, r6
   14b70:	mov	r1, r5
   14b74:	bl	14144 <table_set_ullong@@Base>
   14b78:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14b7c:	movw	r1, #20291	; 0x4f43
   14b80:	add	r2, sp, #8
   14b84:	mov	r0, r7
   14b88:	movt	r1, #1
   14b8c:	bl	1204c <__isoc99_sscanf@plt>
   14b90:	mvn	r7, #0
   14b94:	cmp	r0, #1
   14b98:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14b9c:	vldr	s0, [sp, #8]
   14ba0:	mov	r0, r6
   14ba4:	mov	r1, r5
   14ba8:	mov	r2, r4
   14bac:	bl	14178 <table_set_float@@Base>
   14bb0:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14bb4:	movw	r1, #20294	; 0x4f46
   14bb8:	add	r2, sp, #8
   14bbc:	mov	r0, r7
   14bc0:	movt	r1, #1
   14bc4:	bl	1204c <__isoc99_sscanf@plt>
   14bc8:	mvn	r7, #0
   14bcc:	cmp	r0, #1
   14bd0:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14bd4:	vldr	d0, [sp, #8]
   14bd8:	mov	r0, r6
   14bdc:	mov	r1, r5
   14be0:	mov	r2, r4
   14be4:	bl	141a0 <table_set_double@@Base>
   14be8:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14bec:	movw	r1, #20298	; 0x4f4a
   14bf0:	add	r2, sp, #8
   14bf4:	mov	r0, r7
   14bf8:	movt	r1, #1
   14bfc:	bl	1204c <__isoc99_sscanf@plt>
   14c00:	mvn	r7, #0
   14c04:	cmp	r0, #1
   14c08:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14c0c:	vldr	d0, [sp, #8]
   14c10:	mov	r0, r6
   14c14:	mov	r1, r5
   14c18:	mov	r2, r4
   14c1c:	bl	141c8 <table_set_ldouble@@Base>
   14c20:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14c24:	movw	r1, #20302	; 0x4f4e
   14c28:	add	r2, sp, #8
   14c2c:	mov	r0, r7
   14c30:	movt	r1, #1
   14c34:	bl	1204c <__isoc99_sscanf@plt>
   14c38:	mvn	r7, #0
   14c3c:	cmp	r0, #1
   14c40:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14c44:	ldrb	r3, [sp, #8]
   14c48:	mov	r0, r6
   14c4c:	mov	r1, r5
   14c50:	mov	r2, r4
   14c54:	bl	14210 <table_set_char@@Base>
   14c58:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14c5c:	movw	r1, #20302	; 0x4f4e
   14c60:	add	r2, sp, #8
   14c64:	mov	r0, r7
   14c68:	movt	r1, #1
   14c6c:	bl	1204c <__isoc99_sscanf@plt>
   14c70:	mvn	r7, #0
   14c74:	cmp	r0, #1
   14c78:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14c7c:	ldrb	r3, [sp, #8]
   14c80:	mov	r0, r6
   14c84:	mov	r1, r5
   14c88:	mov	r2, r4
   14c8c:	bl	14238 <table_set_uchar@@Base>
   14c90:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14c94:	movw	r1, #20288	; 0x4f40
   14c98:	add	r2, sp, #8
   14c9c:	mov	r0, r7
   14ca0:	movt	r1, #1
   14ca4:	bl	1204c <__isoc99_sscanf@plt>
   14ca8:	mvn	r7, #0
   14cac:	cmp	r0, #1
   14cb0:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14cb4:	add	r3, sp, #8
   14cb8:	mov	r0, r6
   14cbc:	mov	r1, r5
   14cc0:	mov	r2, r4
   14cc4:	bl	141f0 <table_set_string@@Base>
   14cc8:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14ccc:	movw	r1, #20256	; 0x4f20
   14cd0:	add	r2, sp, #8
   14cd4:	mov	r0, r7
   14cd8:	movt	r1, #1
   14cdc:	bl	1204c <__isoc99_sscanf@plt>
   14ce0:	mvn	r7, #0
   14ce4:	cmp	r0, #1
   14ce8:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14cec:	ldr	r0, [sp, #8]
   14cf0:	cmp	r0, #0
   14cf4:	beq	14d54 <table_cell_from_buffer@@Base+0x60c>
   14cf8:	mov	r0, r6
   14cfc:	mov	r1, r5
   14d00:	mov	r2, r4
   14d04:	mov	r3, #1
   14d08:	bl	13ea0 <table_set_bool@@Base>
   14d0c:	b	14d44 <table_cell_from_buffer@@Base+0x5fc>
   14d10:	movw	r1, #20305	; 0x4f51
   14d14:	add	r2, sp, #8
   14d18:	mov	r0, r7
   14d1c:	movt	r1, #1
   14d20:	bl	1204c <__isoc99_sscanf@plt>
   14d24:	mvn	r7, #0
   14d28:	cmp	r0, #1
   14d2c:	bne	14d48 <table_cell_from_buffer@@Base+0x600>
   14d30:	ldr	r3, [sp, #8]
   14d34:	mov	r0, r6
   14d38:	mov	r1, r5
   14d3c:	mov	r2, r4
   14d40:	bl	14260 <table_set_ptr@@Base>
   14d44:	mov	r7, #0
   14d48:	mov	r0, r7
   14d4c:	sub	sp, fp, #24
   14d50:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14d54:	mov	r0, r6
   14d58:	mov	r1, r5
   14d5c:	mov	r2, r4
   14d60:	mov	r3, #0
   14d64:	mov	r7, #0
   14d68:	bl	13ea0 <table_set_bool@@Base>
   14d6c:	b	14d48 <table_cell_from_buffer@@Base+0x600>

00014d70 <table_cell_nullify@@Base>:
   14d70:	push	{r4, r5, fp, lr}
   14d74:	add	fp, sp, #8
   14d78:	mov	r4, r2
   14d7c:	bl	13960 <table_get_row_ptr@@Base>
   14d80:	ldr	r5, [r0]
   14d84:	ldr	r0, [r5, r4, lsl #2]
   14d88:	cmp	r0, #0
   14d8c:	beq	14d9c <table_cell_nullify@@Base+0x2c>
   14d90:	bl	11fd4 <free@plt>
   14d94:	mov	r0, #0
   14d98:	str	r0, [r5, r4, lsl #2]
   14d9c:	mov	r0, #0
   14da0:	pop	{r4, r5, fp, pc}

00014da4 <__libc_csu_init@@Base>:
   14da4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14da8:	mov	r7, r0
   14dac:	ldr	r6, [pc, #72]	; 14dfc <__libc_csu_init@@Base+0x58>
   14db0:	ldr	r5, [pc, #72]	; 14e00 <__libc_csu_init@@Base+0x5c>
   14db4:	add	r6, pc, r6
   14db8:	add	r5, pc, r5
   14dbc:	sub	r6, r6, r5
   14dc0:	mov	r8, r1
   14dc4:	mov	r9, r2
   14dc8:	bl	11f9c <strcmp@plt-0x20>
   14dcc:	asrs	r6, r6, #2
   14dd0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14dd4:	mov	r4, #0
   14dd8:	add	r4, r4, #1
   14ddc:	ldr	r3, [r5], #4
   14de0:	mov	r2, r9
   14de4:	mov	r1, r8
   14de8:	mov	r0, r7
   14dec:	blx	r3
   14df0:	cmp	r6, r4
   14df4:	bne	14dd8 <__libc_csu_init@@Base+0x34>
   14df8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14dfc:	andeq	r1, r1, r0, asr r1
   14e00:	andeq	r1, r1, r8, asr #2

00014e04 <__libc_csu_fini@@Base>:
   14e04:	bx	lr

Disassembly of section .fini:

00014e08 <.fini>:
   14e08:	push	{r3, lr}
   14e0c:	pop	{r3, pc}
