
ESD_FP_LCD_SPI_Bare_Metal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008304  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001158  080084a8  080084a8  000094a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009600  08009600  0000b1f8  2**0
                  CONTENTS
  4 .ARM          00000008  08009600  08009600  0000a600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009608  08009608  0000b1f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009608  08009608  0000a608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800960c  0800960c  0000a60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  08009610  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000710  200001f8  08009808  0000b1f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000908  08009808  0000b908  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a297  00000000  00000000  0000b228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fbf  00000000  00000000  000154bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c0  00000000  00000000  00017480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006a8  00000000  00000000  00017d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000171f7  00000000  00000000  000183e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb60  00000000  00000000  0002f5df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088b89  00000000  00000000  0003b13f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c3cc8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036fc  00000000  00000000  000c3d0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000c7408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800848c 	.word	0x0800848c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	0800848c 	.word	0x0800848c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96a 	b.w	8000f44 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	460c      	mov	r4, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14e      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c94:	4694      	mov	ip, r2
 8000c96:	458c      	cmp	ip, r1
 8000c98:	4686      	mov	lr, r0
 8000c9a:	fab2 f282 	clz	r2, r2
 8000c9e:	d962      	bls.n	8000d66 <__udivmoddi4+0xde>
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0320 	rsb	r3, r2, #32
 8000ca6:	4091      	lsls	r1, r2
 8000ca8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb0:	4319      	orrs	r1, r3
 8000cb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cba:	fa1f f68c 	uxth.w	r6, ip
 8000cbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb04 f106 	mul.w	r1, r4, r6
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cde:	f080 8112 	bcs.w	8000f06 <__udivmoddi4+0x27e>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 810f 	bls.w	8000f06 <__udivmoddi4+0x27e>
 8000ce8:	3c02      	subs	r4, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	fa1f f38e 	uxth.w	r3, lr
 8000cf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb00 f606 	mul.w	r6, r0, r6
 8000d02:	429e      	cmp	r6, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x94>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0e:	f080 80fc 	bcs.w	8000f0a <__udivmoddi4+0x282>
 8000d12:	429e      	cmp	r6, r3
 8000d14:	f240 80f9 	bls.w	8000f0a <__udivmoddi4+0x282>
 8000d18:	4463      	add	r3, ip
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	1b9b      	subs	r3, r3, r6
 8000d1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa6>
 8000d26:	40d3      	lsrs	r3, r2
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xba>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb4>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x150>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xcc>
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	f0c0 80f0 	bcc.w	8000f34 <__udivmoddi4+0x2ac>
 8000d54:	1a86      	subs	r6, r0, r2
 8000d56:	eb64 0303 	sbc.w	r3, r4, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	2d00      	cmp	r5, #0
 8000d5e:	d0e6      	beq.n	8000d2e <__udivmoddi4+0xa6>
 8000d60:	e9c5 6300 	strd	r6, r3, [r5]
 8000d64:	e7e3      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	f040 8090 	bne.w	8000e8c <__udivmoddi4+0x204>
 8000d6c:	eba1 040c 	sub.w	r4, r1, ip
 8000d70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d74:	fa1f f78c 	uxth.w	r7, ip
 8000d78:	2101      	movs	r1, #1
 8000d7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb08 4416 	mls	r4, r8, r6, r4
 8000d86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d8a:	fb07 f006 	mul.w	r0, r7, r6
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x11c>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x11a>
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	f200 80cd 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000da2:	4626      	mov	r6, r4
 8000da4:	1a1c      	subs	r4, r3, r0
 8000da6:	fa1f f38e 	uxth.w	r3, lr
 8000daa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dae:	fb08 4410 	mls	r4, r8, r0, r4
 8000db2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000db6:	fb00 f707 	mul.w	r7, r0, r7
 8000dba:	429f      	cmp	r7, r3
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0x148>
 8000dbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x146>
 8000dc8:	429f      	cmp	r7, r3
 8000dca:	f200 80b0 	bhi.w	8000f2e <__udivmoddi4+0x2a6>
 8000dce:	4620      	mov	r0, r4
 8000dd0:	1bdb      	subs	r3, r3, r7
 8000dd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x9c>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000de8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dec:	ea43 030c 	orr.w	r3, r3, ip
 8000df0:	40f4      	lsrs	r4, r6
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	0c38      	lsrs	r0, r7, #16
 8000df8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000e00:	fa1f fc87 	uxth.w	ip, r7
 8000e04:	fb00 441e 	mls	r4, r0, lr, r4
 8000e08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e10:	45a1      	cmp	r9, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x1a6>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e1e:	f080 8084 	bcs.w	8000f2a <__udivmoddi4+0x2a2>
 8000e22:	45a1      	cmp	r9, r4
 8000e24:	f240 8081 	bls.w	8000f2a <__udivmoddi4+0x2a2>
 8000e28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e2c:	443c      	add	r4, r7
 8000e2e:	eba4 0409 	sub.w	r4, r4, r9
 8000e32:	fa1f f983 	uxth.w	r9, r3
 8000e36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e46:	45a4      	cmp	ip, r4
 8000e48:	d907      	bls.n	8000e5a <__udivmoddi4+0x1d2>
 8000e4a:	193c      	adds	r4, r7, r4
 8000e4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e50:	d267      	bcs.n	8000f22 <__udivmoddi4+0x29a>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d965      	bls.n	8000f22 <__udivmoddi4+0x29a>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e62:	eba4 040c 	sub.w	r4, r4, ip
 8000e66:	429c      	cmp	r4, r3
 8000e68:	46ce      	mov	lr, r9
 8000e6a:	469c      	mov	ip, r3
 8000e6c:	d351      	bcc.n	8000f12 <__udivmoddi4+0x28a>
 8000e6e:	d04e      	beq.n	8000f0e <__udivmoddi4+0x286>
 8000e70:	b155      	cbz	r5, 8000e88 <__udivmoddi4+0x200>
 8000e72:	ebb8 030e 	subs.w	r3, r8, lr
 8000e76:	eb64 040c 	sbc.w	r4, r4, ip
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	40cb      	lsrs	r3, r1
 8000e80:	431e      	orrs	r6, r3
 8000e82:	40cc      	lsrs	r4, r1
 8000e84:	e9c5 6400 	strd	r6, r4, [r5]
 8000e88:	2100      	movs	r1, #0
 8000e8a:	e750      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000e8c:	f1c2 0320 	rsb	r3, r2, #32
 8000e90:	fa20 f103 	lsr.w	r1, r0, r3
 8000e94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e98:	fa24 f303 	lsr.w	r3, r4, r3
 8000e9c:	4094      	lsls	r4, r2
 8000e9e:	430c      	orrs	r4, r1
 8000ea0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ea4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ea8:	fa1f f78c 	uxth.w	r7, ip
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3110 	mls	r1, r8, r0, r3
 8000eb4:	0c23      	lsrs	r3, r4, #16
 8000eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eba:	fb00 f107 	mul.w	r1, r0, r7
 8000ebe:	4299      	cmp	r1, r3
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x24c>
 8000ec2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ec6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eca:	d22c      	bcs.n	8000f26 <__udivmoddi4+0x29e>
 8000ecc:	4299      	cmp	r1, r3
 8000ece:	d92a      	bls.n	8000f26 <__udivmoddi4+0x29e>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	4463      	add	r3, ip
 8000ed4:	1a5b      	subs	r3, r3, r1
 8000ed6:	b2a4      	uxth	r4, r4
 8000ed8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000edc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee4:	fb01 f307 	mul.w	r3, r1, r7
 8000ee8:	42a3      	cmp	r3, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x276>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ef4:	d213      	bcs.n	8000f1e <__udivmoddi4+0x296>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	d911      	bls.n	8000f1e <__udivmoddi4+0x296>
 8000efa:	3902      	subs	r1, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	1ae4      	subs	r4, r4, r3
 8000f00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f04:	e739      	b.n	8000d7a <__udivmoddi4+0xf2>
 8000f06:	4604      	mov	r4, r0
 8000f08:	e6f0      	b.n	8000cec <__udivmoddi4+0x64>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e706      	b.n	8000d1c <__udivmoddi4+0x94>
 8000f0e:	45c8      	cmp	r8, r9
 8000f10:	d2ae      	bcs.n	8000e70 <__udivmoddi4+0x1e8>
 8000f12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f1a:	3801      	subs	r0, #1
 8000f1c:	e7a8      	b.n	8000e70 <__udivmoddi4+0x1e8>
 8000f1e:	4631      	mov	r1, r6
 8000f20:	e7ed      	b.n	8000efe <__udivmoddi4+0x276>
 8000f22:	4603      	mov	r3, r0
 8000f24:	e799      	b.n	8000e5a <__udivmoddi4+0x1d2>
 8000f26:	4630      	mov	r0, r6
 8000f28:	e7d4      	b.n	8000ed4 <__udivmoddi4+0x24c>
 8000f2a:	46d6      	mov	lr, sl
 8000f2c:	e77f      	b.n	8000e2e <__udivmoddi4+0x1a6>
 8000f2e:	4463      	add	r3, ip
 8000f30:	3802      	subs	r0, #2
 8000f32:	e74d      	b.n	8000dd0 <__udivmoddi4+0x148>
 8000f34:	4606      	mov	r6, r0
 8000f36:	4623      	mov	r3, r4
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e70f      	b.n	8000d5c <__udivmoddi4+0xd4>
 8000f3c:	3e02      	subs	r6, #2
 8000f3e:	4463      	add	r3, ip
 8000f40:	e730      	b.n	8000da4 <__udivmoddi4+0x11c>
 8000f42:	bf00      	nop

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <decodeGGA>:
   @Returns 0 on success
   @ returns 1, 2 depending on where the return statement is excuted, check function for more details
*/

int decodeGGA (char *GGAbuffer, GGASTRUCT *gga)
{
 8000f48:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f4c:	b08c      	sub	sp, #48	@ 0x30
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
 8000f52:	6039      	str	r1, [r7, #0]
	inx = 0;
 8000f54:	4b5b      	ldr	r3, [pc, #364]	@ (80010c4 <decodeGGA+0x17c>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8000f5e:	e004      	b.n	8000f6a <decodeGGA+0x22>
 8000f60:	4b58      	ldr	r3, [pc, #352]	@ (80010c4 <decodeGGA+0x17c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	3301      	adds	r3, #1
 8000f66:	4a57      	ldr	r2, [pc, #348]	@ (80010c4 <decodeGGA+0x17c>)
 8000f68:	6013      	str	r3, [r2, #0]
 8000f6a:	4b56      	ldr	r3, [pc, #344]	@ (80010c4 <decodeGGA+0x17c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	461a      	mov	r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4413      	add	r3, r2
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b2c      	cmp	r3, #44	@ 0x2c
 8000f78:	d1f2      	bne.n	8000f60 <decodeGGA+0x18>
	inx++;
 8000f7a:	4b52      	ldr	r3, [pc, #328]	@ (80010c4 <decodeGGA+0x17c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	4a50      	ldr	r2, [pc, #320]	@ (80010c4 <decodeGGA+0x17c>)
 8000f82:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // After time ','
 8000f84:	e004      	b.n	8000f90 <decodeGGA+0x48>
 8000f86:	4b4f      	ldr	r3, [pc, #316]	@ (80010c4 <decodeGGA+0x17c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	4a4d      	ldr	r2, [pc, #308]	@ (80010c4 <decodeGGA+0x17c>)
 8000f8e:	6013      	str	r3, [r2, #0]
 8000f90:	4b4c      	ldr	r3, [pc, #304]	@ (80010c4 <decodeGGA+0x17c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	461a      	mov	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4413      	add	r3, r2
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b2c      	cmp	r3, #44	@ 0x2c
 8000f9e:	d1f2      	bne.n	8000f86 <decodeGGA+0x3e>
	inx++;
 8000fa0:	4b48      	ldr	r3, [pc, #288]	@ (80010c4 <decodeGGA+0x17c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	4a47      	ldr	r2, [pc, #284]	@ (80010c4 <decodeGGA+0x17c>)
 8000fa8:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after latitude ','
 8000faa:	e004      	b.n	8000fb6 <decodeGGA+0x6e>
 8000fac:	4b45      	ldr	r3, [pc, #276]	@ (80010c4 <decodeGGA+0x17c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	4a44      	ldr	r2, [pc, #272]	@ (80010c4 <decodeGGA+0x17c>)
 8000fb4:	6013      	str	r3, [r2, #0]
 8000fb6:	4b43      	ldr	r3, [pc, #268]	@ (80010c4 <decodeGGA+0x17c>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b2c      	cmp	r3, #44	@ 0x2c
 8000fc4:	d1f2      	bne.n	8000fac <decodeGGA+0x64>
	inx++;
 8000fc6:	4b3f      	ldr	r3, [pc, #252]	@ (80010c4 <decodeGGA+0x17c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	4a3d      	ldr	r2, [pc, #244]	@ (80010c4 <decodeGGA+0x17c>)
 8000fce:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after NS ','
 8000fd0:	e004      	b.n	8000fdc <decodeGGA+0x94>
 8000fd2:	4b3c      	ldr	r3, [pc, #240]	@ (80010c4 <decodeGGA+0x17c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	4a3a      	ldr	r2, [pc, #232]	@ (80010c4 <decodeGGA+0x17c>)
 8000fda:	6013      	str	r3, [r2, #0]
 8000fdc:	4b39      	ldr	r3, [pc, #228]	@ (80010c4 <decodeGGA+0x17c>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	2b2c      	cmp	r3, #44	@ 0x2c
 8000fea:	d1f2      	bne.n	8000fd2 <decodeGGA+0x8a>
	inx++;
 8000fec:	4b35      	ldr	r3, [pc, #212]	@ (80010c4 <decodeGGA+0x17c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	4a34      	ldr	r2, [pc, #208]	@ (80010c4 <decodeGGA+0x17c>)
 8000ff4:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after longitude ','
 8000ff6:	e004      	b.n	8001002 <decodeGGA+0xba>
 8000ff8:	4b32      	ldr	r3, [pc, #200]	@ (80010c4 <decodeGGA+0x17c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	4a31      	ldr	r2, [pc, #196]	@ (80010c4 <decodeGGA+0x17c>)
 8001000:	6013      	str	r3, [r2, #0]
 8001002:	4b30      	ldr	r3, [pc, #192]	@ (80010c4 <decodeGGA+0x17c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	461a      	mov	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4413      	add	r3, r2
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b2c      	cmp	r3, #44	@ 0x2c
 8001010:	d1f2      	bne.n	8000ff8 <decodeGGA+0xb0>
	inx++;
 8001012:	4b2c      	ldr	r3, [pc, #176]	@ (80010c4 <decodeGGA+0x17c>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	3301      	adds	r3, #1
 8001018:	4a2a      	ldr	r2, [pc, #168]	@ (80010c4 <decodeGGA+0x17c>)
 800101a:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after EW ','
 800101c:	e004      	b.n	8001028 <decodeGGA+0xe0>
 800101e:	4b29      	ldr	r3, [pc, #164]	@ (80010c4 <decodeGGA+0x17c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	3301      	adds	r3, #1
 8001024:	4a27      	ldr	r2, [pc, #156]	@ (80010c4 <decodeGGA+0x17c>)
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	4b26      	ldr	r3, [pc, #152]	@ (80010c4 <decodeGGA+0x17c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	461a      	mov	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4413      	add	r3, r2
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b2c      	cmp	r3, #44	@ 0x2c
 8001036:	d1f2      	bne.n	800101e <decodeGGA+0xd6>
	inx++;  // reached the character to identify the fix
 8001038:	4b22      	ldr	r3, [pc, #136]	@ (80010c4 <decodeGGA+0x17c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	3301      	adds	r3, #1
 800103e:	4a21      	ldr	r2, [pc, #132]	@ (80010c4 <decodeGGA+0x17c>)
 8001040:	6013      	str	r3, [r2, #0]
	if ((GGAbuffer[inx] == '1') || (GGAbuffer[inx] == '2') || (GGAbuffer[inx] == '6'))   // 0 indicates no fix yet
 8001042:	4b20      	ldr	r3, [pc, #128]	@ (80010c4 <decodeGGA+0x17c>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	461a      	mov	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4413      	add	r3, r2
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b31      	cmp	r3, #49	@ 0x31
 8001050:	d00f      	beq.n	8001072 <decodeGGA+0x12a>
 8001052:	4b1c      	ldr	r3, [pc, #112]	@ (80010c4 <decodeGGA+0x17c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	461a      	mov	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	4413      	add	r3, r2
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	2b32      	cmp	r3, #50	@ 0x32
 8001060:	d007      	beq.n	8001072 <decodeGGA+0x12a>
 8001062:	4b18      	ldr	r3, [pc, #96]	@ (80010c4 <decodeGGA+0x17c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	461a      	mov	r2, r3
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	4413      	add	r3, r2
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b36      	cmp	r3, #54	@ 0x36
 8001070:	d106      	bne.n	8001080 <decodeGGA+0x138>
	{
		gga->isfixValid = 1;   // fix available
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	2201      	movs	r2, #1
 8001076:	61da      	str	r2, [r3, #28]
		inx = 0;   // reset the index. We will start from the inx=0 and extract information now
 8001078:	4b12      	ldr	r3, [pc, #72]	@ (80010c4 <decodeGGA+0x17c>)
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
	else
	{
		gga->isfixValid = 0;   // If the fix is not available
		return 1;  // return error
	}
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 800107e:	e009      	b.n	8001094 <decodeGGA+0x14c>
		gga->isfixValid = 0;   // If the fix is not available
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	2200      	movs	r2, #0
 8001084:	61da      	str	r2, [r3, #28]
		return 1;  // return error
 8001086:	2301      	movs	r3, #1
 8001088:	e2fd      	b.n	8001686 <decodeGGA+0x73e>
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 800108a:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <decodeGGA+0x17c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	3301      	adds	r3, #1
 8001090:	4a0c      	ldr	r2, [pc, #48]	@ (80010c4 <decodeGGA+0x17c>)
 8001092:	6013      	str	r3, [r2, #0]
 8001094:	4b0b      	ldr	r3, [pc, #44]	@ (80010c4 <decodeGGA+0x17c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	461a      	mov	r2, r3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4413      	add	r3, r2
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b2c      	cmp	r3, #44	@ 0x2c
 80010a2:	d1f2      	bne.n	800108a <decodeGGA+0x142>


/*********************** Get TIME ***************************/
//(Update the GMT Offset at the top of this file)

	inx++;   // reach the first number in time
 80010a4:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <decodeGGA+0x17c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	3301      	adds	r3, #1
 80010aa:	4a06      	ldr	r2, [pc, #24]	@ (80010c4 <decodeGGA+0x17c>)
 80010ac:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 80010ae:	f107 030c 	add.w	r3, r7, #12
 80010b2:	220c      	movs	r2, #12
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f004 f9c1 	bl	800543e <memset>
	i=0;
 80010bc:	2300      	movs	r3, #0
 80010be:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 80010c0:	e016      	b.n	80010f0 <decodeGGA+0x1a8>
 80010c2:	bf00      	nop
 80010c4:	20000214 	.word	0x20000214
	{
		buffer[i] = GGAbuffer[inx];
 80010c8:	4bab      	ldr	r3, [pc, #684]	@ (8001378 <decodeGGA+0x430>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	461a      	mov	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4413      	add	r3, r2
 80010d2:	7819      	ldrb	r1, [r3, #0]
 80010d4:	f107 020c 	add.w	r2, r7, #12
 80010d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010da:	4413      	add	r3, r2
 80010dc:	460a      	mov	r2, r1
 80010de:	701a      	strb	r2, [r3, #0]
		i++;
 80010e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010e2:	3301      	adds	r3, #1
 80010e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		inx++;
 80010e6:	4ba4      	ldr	r3, [pc, #656]	@ (8001378 <decodeGGA+0x430>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	3301      	adds	r3, #1
 80010ec:	4aa2      	ldr	r2, [pc, #648]	@ (8001378 <decodeGGA+0x430>)
 80010ee:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 80010f0:	4ba1      	ldr	r3, [pc, #644]	@ (8001378 <decodeGGA+0x430>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	461a      	mov	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4413      	add	r3, r2
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b2c      	cmp	r3, #44	@ 0x2c
 80010fe:	d1e3      	bne.n	80010c8 <decodeGGA+0x180>
	}

	hr = (atoi(buffer)/10000) + GMT/100;   // get the hours from the 6 digit number
 8001100:	f107 030c 	add.w	r3, r7, #12
 8001104:	4618      	mov	r0, r3
 8001106:	f003 fb95 	bl	8004834 <atoi>
 800110a:	4603      	mov	r3, r0
 800110c:	4a9b      	ldr	r2, [pc, #620]	@ (800137c <decodeGGA+0x434>)
 800110e:	fb82 1203 	smull	r1, r2, r2, r3
 8001112:	1312      	asrs	r2, r2, #12
 8001114:	17db      	asrs	r3, r3, #31
 8001116:	1ad2      	subs	r2, r2, r3
 8001118:	4b99      	ldr	r3, [pc, #612]	@ (8001380 <decodeGGA+0x438>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4999      	ldr	r1, [pc, #612]	@ (8001384 <decodeGGA+0x43c>)
 800111e:	fb81 0103 	smull	r0, r1, r1, r3
 8001122:	1149      	asrs	r1, r1, #5
 8001124:	17db      	asrs	r3, r3, #31
 8001126:	1acb      	subs	r3, r1, r3
 8001128:	4413      	add	r3, r2
 800112a:	4a97      	ldr	r2, [pc, #604]	@ (8001388 <decodeGGA+0x440>)
 800112c:	6013      	str	r3, [r2, #0]

	min = ((atoi(buffer)/100)%100) + GMT%100;  // get the minutes from the 6 digit number
 800112e:	f107 030c 	add.w	r3, r7, #12
 8001132:	4618      	mov	r0, r3
 8001134:	f003 fb7e 	bl	8004834 <atoi>
 8001138:	4603      	mov	r3, r0
 800113a:	4a92      	ldr	r2, [pc, #584]	@ (8001384 <decodeGGA+0x43c>)
 800113c:	fb82 1203 	smull	r1, r2, r2, r3
 8001140:	1152      	asrs	r2, r2, #5
 8001142:	17db      	asrs	r3, r3, #31
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	4a8f      	ldr	r2, [pc, #572]	@ (8001384 <decodeGGA+0x43c>)
 8001148:	fb82 1203 	smull	r1, r2, r2, r3
 800114c:	1151      	asrs	r1, r2, #5
 800114e:	17da      	asrs	r2, r3, #31
 8001150:	1a8a      	subs	r2, r1, r2
 8001152:	2164      	movs	r1, #100	@ 0x64
 8001154:	fb01 f202 	mul.w	r2, r1, r2
 8001158:	1a9a      	subs	r2, r3, r2
 800115a:	4b89      	ldr	r3, [pc, #548]	@ (8001380 <decodeGGA+0x438>)
 800115c:	6819      	ldr	r1, [r3, #0]
 800115e:	4b89      	ldr	r3, [pc, #548]	@ (8001384 <decodeGGA+0x43c>)
 8001160:	fb83 0301 	smull	r0, r3, r3, r1
 8001164:	1158      	asrs	r0, r3, #5
 8001166:	17cb      	asrs	r3, r1, #31
 8001168:	1ac3      	subs	r3, r0, r3
 800116a:	2064      	movs	r0, #100	@ 0x64
 800116c:	fb00 f303 	mul.w	r3, r0, r3
 8001170:	1acb      	subs	r3, r1, r3
 8001172:	4413      	add	r3, r2
 8001174:	4a85      	ldr	r2, [pc, #532]	@ (800138c <decodeGGA+0x444>)
 8001176:	6013      	str	r3, [r2, #0]

	// adjust time.. This part still needs to be tested
	if (min > 59) 
 8001178:	4b84      	ldr	r3, [pc, #528]	@ (800138c <decodeGGA+0x444>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2b3b      	cmp	r3, #59	@ 0x3b
 800117e:	dd09      	ble.n	8001194 <decodeGGA+0x24c>
	{
		min = min-60;
 8001180:	4b82      	ldr	r3, [pc, #520]	@ (800138c <decodeGGA+0x444>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	3b3c      	subs	r3, #60	@ 0x3c
 8001186:	4a81      	ldr	r2, [pc, #516]	@ (800138c <decodeGGA+0x444>)
 8001188:	6013      	str	r3, [r2, #0]
		hr++;
 800118a:	4b7f      	ldr	r3, [pc, #508]	@ (8001388 <decodeGGA+0x440>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	3301      	adds	r3, #1
 8001190:	4a7d      	ldr	r2, [pc, #500]	@ (8001388 <decodeGGA+0x440>)
 8001192:	6013      	str	r3, [r2, #0]
	}
	if (hr<0)
 8001194:	4b7c      	ldr	r3, [pc, #496]	@ (8001388 <decodeGGA+0x440>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	da09      	bge.n	80011b0 <decodeGGA+0x268>
	{
		hr=24+hr;
 800119c:	4b7a      	ldr	r3, [pc, #488]	@ (8001388 <decodeGGA+0x440>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	3318      	adds	r3, #24
 80011a2:	4a79      	ldr	r2, [pc, #484]	@ (8001388 <decodeGGA+0x440>)
 80011a4:	6013      	str	r3, [r2, #0]
		daychange--;
 80011a6:	4b7a      	ldr	r3, [pc, #488]	@ (8001390 <decodeGGA+0x448>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	3b01      	subs	r3, #1
 80011ac:	4a78      	ldr	r2, [pc, #480]	@ (8001390 <decodeGGA+0x448>)
 80011ae:	6013      	str	r3, [r2, #0]
	}
	if (hr>=24)
 80011b0:	4b75      	ldr	r3, [pc, #468]	@ (8001388 <decodeGGA+0x440>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2b17      	cmp	r3, #23
 80011b6:	dd09      	ble.n	80011cc <decodeGGA+0x284>
	{
		hr=hr-24;
 80011b8:	4b73      	ldr	r3, [pc, #460]	@ (8001388 <decodeGGA+0x440>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	3b18      	subs	r3, #24
 80011be:	4a72      	ldr	r2, [pc, #456]	@ (8001388 <decodeGGA+0x440>)
 80011c0:	6013      	str	r3, [r2, #0]
		daychange++;
 80011c2:	4b73      	ldr	r3, [pc, #460]	@ (8001390 <decodeGGA+0x448>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	3301      	adds	r3, #1
 80011c8:	4a71      	ldr	r2, [pc, #452]	@ (8001390 <decodeGGA+0x448>)
 80011ca:	6013      	str	r3, [r2, #0]
	}

	// Store the time in the GGA structure
	gga->tim.hour = hr;
 80011cc:	4b6e      	ldr	r3, [pc, #440]	@ (8001388 <decodeGGA+0x440>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	611a      	str	r2, [r3, #16]
	gga->tim.min = min;
 80011d4:	4b6d      	ldr	r3, [pc, #436]	@ (800138c <decodeGGA+0x444>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	615a      	str	r2, [r3, #20]
	gga->tim.sec = atoi(buffer)%100;
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	4618      	mov	r0, r3
 80011e2:	f003 fb27 	bl	8004834 <atoi>
 80011e6:	4602      	mov	r2, r0
 80011e8:	4b66      	ldr	r3, [pc, #408]	@ (8001384 <decodeGGA+0x43c>)
 80011ea:	fb83 1302 	smull	r1, r3, r3, r2
 80011ee:	1159      	asrs	r1, r3, #5
 80011f0:	17d3      	asrs	r3, r2, #31
 80011f2:	1acb      	subs	r3, r1, r3
 80011f4:	2164      	movs	r1, #100	@ 0x64
 80011f6:	fb01 f303 	mul.w	r3, r1, r3
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	683a      	ldr	r2, [r7, #0]
 80011fe:	6193      	str	r3, [r2, #24]

/***************** Get LATITUDE  **********************/
	inx++;   // Reach the first number in the lattitude
 8001200:	4b5d      	ldr	r3, [pc, #372]	@ (8001378 <decodeGGA+0x430>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	3301      	adds	r3, #1
 8001206:	4a5c      	ldr	r2, [pc, #368]	@ (8001378 <decodeGGA+0x430>)
 8001208:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 800120a:	f107 030c 	add.w	r3, r7, #12
 800120e:	220c      	movs	r2, #12
 8001210:	2100      	movs	r1, #0
 8001212:	4618      	mov	r0, r3
 8001214:	f004 f913 	bl	800543e <memset>
	i=0;
 8001218:	2300      	movs	r3, #0
 800121a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (GGAbuffer[inx] != ',')   // copy upto the we reach the after lattitude ','
 800121c:	e013      	b.n	8001246 <decodeGGA+0x2fe>
	{
		buffer[i] = GGAbuffer[inx];
 800121e:	4b56      	ldr	r3, [pc, #344]	@ (8001378 <decodeGGA+0x430>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	461a      	mov	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	4413      	add	r3, r2
 8001228:	7819      	ldrb	r1, [r3, #0]
 800122a:	f107 020c 	add.w	r2, r7, #12
 800122e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001230:	4413      	add	r3, r2
 8001232:	460a      	mov	r2, r1
 8001234:	701a      	strb	r2, [r3, #0]
		i++;
 8001236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001238:	3301      	adds	r3, #1
 800123a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		inx++;
 800123c:	4b4e      	ldr	r3, [pc, #312]	@ (8001378 <decodeGGA+0x430>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	3301      	adds	r3, #1
 8001242:	4a4d      	ldr	r2, [pc, #308]	@ (8001378 <decodeGGA+0x430>)
 8001244:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')   // copy upto the we reach the after lattitude ','
 8001246:	4b4c      	ldr	r3, [pc, #304]	@ (8001378 <decodeGGA+0x430>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	461a      	mov	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4413      	add	r3, r2
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	2b2c      	cmp	r3, #44	@ 0x2c
 8001254:	d1e3      	bne.n	800121e <decodeGGA+0x2d6>
	}
	if (strlen(buffer) < 6) return 2;  // If the buffer length is not appropriate, return error
 8001256:	f107 030c 	add.w	r3, r7, #12
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff f810 	bl	8000280 <strlen>
 8001260:	4603      	mov	r3, r0
 8001262:	2b05      	cmp	r3, #5
 8001264:	d801      	bhi.n	800126a <decodeGGA+0x322>
 8001266:	2302      	movs	r3, #2
 8001268:	e20d      	b.n	8001686 <decodeGGA+0x73e>
	int16_t num = (atoi(buffer));   // change the buffer to the number. It will only convert upto decimal
 800126a:	f107 030c 	add.w	r3, r7, #12
 800126e:	4618      	mov	r0, r3
 8001270:	f003 fae0 	bl	8004834 <atoi>
 8001274:	4603      	mov	r3, r0
 8001276:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int j = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	62bb      	str	r3, [r7, #40]	@ 0x28
	while (buffer[j] != '.') j++;   // Figure out how many digits before the decimal
 800127c:	e002      	b.n	8001284 <decodeGGA+0x33c>
 800127e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001280:	3301      	adds	r3, #1
 8001282:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001284:	f107 020c 	add.w	r2, r7, #12
 8001288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800128a:	4413      	add	r3, r2
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2b2e      	cmp	r3, #46	@ 0x2e
 8001290:	d1f5      	bne.n	800127e <decodeGGA+0x336>
	j++;
 8001292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001294:	3301      	adds	r3, #1
 8001296:	62bb      	str	r3, [r7, #40]	@ 0x28
	int declen = (strlen(buffer))-j;  // calculate the number of digit after decimal
 8001298:	f107 030c 	add.w	r3, r7, #12
 800129c:	4618      	mov	r0, r3
 800129e:	f7fe ffef 	bl	8000280 <strlen>
 80012a2:	4602      	mov	r2, r0
 80012a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	623b      	str	r3, [r7, #32]
	int dec = atoi ((char *) buffer+j);  // conver the decimal part a a separate number
 80012aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012ac:	f107 020c 	add.w	r2, r7, #12
 80012b0:	4413      	add	r3, r2
 80012b2:	4618      	mov	r0, r3
 80012b4:	f003 fabe 	bl	8004834 <atoi>
 80012b8:	61f8      	str	r0, [r7, #28]
	float lat = (num/100.0) + (dec/pow(10, (declen+2)));  // 1234.56789 = 12.3456789
 80012ba:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff f938 	bl	8000534 <__aeabi_i2d>
 80012c4:	f04f 0200 	mov.w	r2, #0
 80012c8:	4b32      	ldr	r3, [pc, #200]	@ (8001394 <decodeGGA+0x44c>)
 80012ca:	f7ff fac7 	bl	800085c <__aeabi_ddiv>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	4690      	mov	r8, r2
 80012d4:	4699      	mov	r9, r3
 80012d6:	69f8      	ldr	r0, [r7, #28]
 80012d8:	f7ff f92c 	bl	8000534 <__aeabi_i2d>
 80012dc:	4604      	mov	r4, r0
 80012de:	460d      	mov	r5, r1
 80012e0:	6a3b      	ldr	r3, [r7, #32]
 80012e2:	3302      	adds	r3, #2
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff f925 	bl	8000534 <__aeabi_i2d>
 80012ea:	4602      	mov	r2, r0
 80012ec:	460b      	mov	r3, r1
 80012ee:	ec43 2b11 	vmov	d1, r2, r3
 80012f2:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 8001370 <decodeGGA+0x428>
 80012f6:	f006 f96b 	bl	80075d0 <pow>
 80012fa:	ec53 2b10 	vmov	r2, r3, d0
 80012fe:	4620      	mov	r0, r4
 8001300:	4629      	mov	r1, r5
 8001302:	f7ff faab 	bl	800085c <__aeabi_ddiv>
 8001306:	4602      	mov	r2, r0
 8001308:	460b      	mov	r3, r1
 800130a:	4640      	mov	r0, r8
 800130c:	4649      	mov	r1, r9
 800130e:	f7fe ffc5 	bl	800029c <__adddf3>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	4610      	mov	r0, r2
 8001318:	4619      	mov	r1, r3
 800131a:	f7ff fc4d 	bl	8000bb8 <__aeabi_d2f>
 800131e:	4603      	mov	r3, r0
 8001320:	61bb      	str	r3, [r7, #24]
	gga->lcation.latitude = lat;  // save the lattitude data into the strucure
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	601a      	str	r2, [r3, #0]
	inx++;  
 8001328:	4b13      	ldr	r3, [pc, #76]	@ (8001378 <decodeGGA+0x430>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	3301      	adds	r3, #1
 800132e:	4a12      	ldr	r2, [pc, #72]	@ (8001378 <decodeGGA+0x430>)
 8001330:	6013      	str	r3, [r2, #0]
	gga->lcation.NS = GGAbuffer[inx];  // save the N/S into the structure
 8001332:	4b11      	ldr	r3, [pc, #68]	@ (8001378 <decodeGGA+0x430>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	461a      	mov	r2, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4413      	add	r3, r2
 800133c:	781a      	ldrb	r2, [r3, #0]
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	711a      	strb	r2, [r3, #4]


/***********************  GET LONGITUDE **********************/
	inx++;  // ',' after NS character
 8001342:	4b0d      	ldr	r3, [pc, #52]	@ (8001378 <decodeGGA+0x430>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	3301      	adds	r3, #1
 8001348:	4a0b      	ldr	r2, [pc, #44]	@ (8001378 <decodeGGA+0x430>)
 800134a:	6013      	str	r3, [r2, #0]
	inx++;  // Reach the first number in the longitude
 800134c:	4b0a      	ldr	r3, [pc, #40]	@ (8001378 <decodeGGA+0x430>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	3301      	adds	r3, #1
 8001352:	4a09      	ldr	r2, [pc, #36]	@ (8001378 <decodeGGA+0x430>)
 8001354:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001356:	f107 030c 	add.w	r3, r7, #12
 800135a:	220c      	movs	r2, #12
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f004 f86d 	bl	800543e <memset>
	i=0;
 8001364:	2300      	movs	r3, #0
 8001366:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after longitude ','
 8001368:	e02a      	b.n	80013c0 <decodeGGA+0x478>
 800136a:	bf00      	nop
 800136c:	f3af 8000 	nop.w
 8001370:	00000000 	.word	0x00000000
 8001374:	40240000 	.word	0x40240000
 8001378:	20000214 	.word	0x20000214
 800137c:	68db8bad 	.word	0x68db8bad
 8001380:	20000000 	.word	0x20000000
 8001384:	51eb851f 	.word	0x51eb851f
 8001388:	20000218 	.word	0x20000218
 800138c:	2000021c 	.word	0x2000021c
 8001390:	20000220 	.word	0x20000220
 8001394:	40590000 	.word	0x40590000
	{
		buffer[i] = GGAbuffer[inx];
 8001398:	4b8b      	ldr	r3, [pc, #556]	@ (80015c8 <decodeGGA+0x680>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	461a      	mov	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4413      	add	r3, r2
 80013a2:	7819      	ldrb	r1, [r3, #0]
 80013a4:	f107 020c 	add.w	r2, r7, #12
 80013a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013aa:	4413      	add	r3, r2
 80013ac:	460a      	mov	r2, r1
 80013ae:	701a      	strb	r2, [r3, #0]
		i++;
 80013b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013b2:	3301      	adds	r3, #1
 80013b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		inx++;
 80013b6:	4b84      	ldr	r3, [pc, #528]	@ (80015c8 <decodeGGA+0x680>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	3301      	adds	r3, #1
 80013bc:	4a82      	ldr	r2, [pc, #520]	@ (80015c8 <decodeGGA+0x680>)
 80013be:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after longitude ','
 80013c0:	4b81      	ldr	r3, [pc, #516]	@ (80015c8 <decodeGGA+0x680>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	461a      	mov	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4413      	add	r3, r2
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b2c      	cmp	r3, #44	@ 0x2c
 80013ce:	d1e3      	bne.n	8001398 <decodeGGA+0x450>
	}
	num = (atoi(buffer));  // change the buffer to the number. It will only convert upto decimal
 80013d0:	f107 030c 	add.w	r3, r7, #12
 80013d4:	4618      	mov	r0, r3
 80013d6:	f003 fa2d 	bl	8004834 <atoi>
 80013da:	4603      	mov	r3, r0
 80013dc:	84fb      	strh	r3, [r7, #38]	@ 0x26
	j = 0;
 80013de:	2300      	movs	r3, #0
 80013e0:	62bb      	str	r3, [r7, #40]	@ 0x28
	while (buffer[j] != '.') j++;  // Figure out how many digits before the decimal
 80013e2:	e002      	b.n	80013ea <decodeGGA+0x4a2>
 80013e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013e6:	3301      	adds	r3, #1
 80013e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013ea:	f107 020c 	add.w	r2, r7, #12
 80013ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013f0:	4413      	add	r3, r2
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80013f6:	d1f5      	bne.n	80013e4 <decodeGGA+0x49c>
	j++;
 80013f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013fa:	3301      	adds	r3, #1
 80013fc:	62bb      	str	r3, [r7, #40]	@ 0x28
	declen = (strlen(buffer))-j;  // calculate the number of digit after decimal
 80013fe:	f107 030c 	add.w	r3, r7, #12
 8001402:	4618      	mov	r0, r3
 8001404:	f7fe ff3c 	bl	8000280 <strlen>
 8001408:	4602      	mov	r2, r0
 800140a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	623b      	str	r3, [r7, #32]
	dec = atoi ((char *) buffer+j);  // conver the decimal part a a separate number
 8001410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001412:	f107 020c 	add.w	r2, r7, #12
 8001416:	4413      	add	r3, r2
 8001418:	4618      	mov	r0, r3
 800141a:	f003 fa0b 	bl	8004834 <atoi>
 800141e:	61f8      	str	r0, [r7, #28]
	lat = (num/100.0) + (dec/pow(10, (declen+2)));  // 1234.56789 = 12.3456789
 8001420:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff f885 	bl	8000534 <__aeabi_i2d>
 800142a:	f04f 0200 	mov.w	r2, #0
 800142e:	4b67      	ldr	r3, [pc, #412]	@ (80015cc <decodeGGA+0x684>)
 8001430:	f7ff fa14 	bl	800085c <__aeabi_ddiv>
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	4690      	mov	r8, r2
 800143a:	4699      	mov	r9, r3
 800143c:	69f8      	ldr	r0, [r7, #28]
 800143e:	f7ff f879 	bl	8000534 <__aeabi_i2d>
 8001442:	4604      	mov	r4, r0
 8001444:	460d      	mov	r5, r1
 8001446:	6a3b      	ldr	r3, [r7, #32]
 8001448:	3302      	adds	r3, #2
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff f872 	bl	8000534 <__aeabi_i2d>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	ec43 2b11 	vmov	d1, r2, r3
 8001458:	ed9f 0b59 	vldr	d0, [pc, #356]	@ 80015c0 <decodeGGA+0x678>
 800145c:	f006 f8b8 	bl	80075d0 <pow>
 8001460:	ec53 2b10 	vmov	r2, r3, d0
 8001464:	4620      	mov	r0, r4
 8001466:	4629      	mov	r1, r5
 8001468:	f7ff f9f8 	bl	800085c <__aeabi_ddiv>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	4640      	mov	r0, r8
 8001472:	4649      	mov	r1, r9
 8001474:	f7fe ff12 	bl	800029c <__adddf3>
 8001478:	4602      	mov	r2, r0
 800147a:	460b      	mov	r3, r1
 800147c:	4610      	mov	r0, r2
 800147e:	4619      	mov	r1, r3
 8001480:	f7ff fb9a 	bl	8000bb8 <__aeabi_d2f>
 8001484:	4603      	mov	r3, r0
 8001486:	61bb      	str	r3, [r7, #24]
	gga->lcation.longitude = lat;  // save the longitude data into the strucure
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	609a      	str	r2, [r3, #8]
	inx++;
 800148e:	4b4e      	ldr	r3, [pc, #312]	@ (80015c8 <decodeGGA+0x680>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	3301      	adds	r3, #1
 8001494:	4a4c      	ldr	r2, [pc, #304]	@ (80015c8 <decodeGGA+0x680>)
 8001496:	6013      	str	r3, [r2, #0]
	gga->lcation.EW = GGAbuffer[inx];  // save the E/W into the structure
 8001498:	4b4b      	ldr	r3, [pc, #300]	@ (80015c8 <decodeGGA+0x680>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	461a      	mov	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4413      	add	r3, r2
 80014a2:	781a      	ldrb	r2, [r3, #0]
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	731a      	strb	r2, [r3, #12]

/**************************************************/
	// skip positition fix
	inx++;   // ',' after E/W
 80014a8:	4b47      	ldr	r3, [pc, #284]	@ (80015c8 <decodeGGA+0x680>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	3301      	adds	r3, #1
 80014ae:	4a46      	ldr	r2, [pc, #280]	@ (80015c8 <decodeGGA+0x680>)
 80014b0:	6013      	str	r3, [r2, #0]
	inx++;   // position fix
 80014b2:	4b45      	ldr	r3, [pc, #276]	@ (80015c8 <decodeGGA+0x680>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	3301      	adds	r3, #1
 80014b8:	4a43      	ldr	r2, [pc, #268]	@ (80015c8 <decodeGGA+0x680>)
 80014ba:	6013      	str	r3, [r2, #0]
	inx++;   // ',' after position fix;
 80014bc:	4b42      	ldr	r3, [pc, #264]	@ (80015c8 <decodeGGA+0x680>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	3301      	adds	r3, #1
 80014c2:	4a41      	ldr	r2, [pc, #260]	@ (80015c8 <decodeGGA+0x680>)
 80014c4:	6013      	str	r3, [r2, #0]

	// number of sattelites
	inx++;  // Reach the first number in the satellites
 80014c6:	4b40      	ldr	r3, [pc, #256]	@ (80015c8 <decodeGGA+0x680>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	3301      	adds	r3, #1
 80014cc:	4a3e      	ldr	r2, [pc, #248]	@ (80015c8 <decodeGGA+0x680>)
 80014ce:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 80014d0:	f107 030c 	add.w	r3, r7, #12
 80014d4:	220c      	movs	r2, #12
 80014d6:	2100      	movs	r1, #0
 80014d8:	4618      	mov	r0, r3
 80014da:	f003 ffb0 	bl	800543e <memset>
	i=0;
 80014de:	2300      	movs	r3, #0
 80014e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the ',' after number of satellites
 80014e2:	e013      	b.n	800150c <decodeGGA+0x5c4>
	{
		buffer[i] = GGAbuffer[inx];
 80014e4:	4b38      	ldr	r3, [pc, #224]	@ (80015c8 <decodeGGA+0x680>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4413      	add	r3, r2
 80014ee:	7819      	ldrb	r1, [r3, #0]
 80014f0:	f107 020c 	add.w	r2, r7, #12
 80014f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014f6:	4413      	add	r3, r2
 80014f8:	460a      	mov	r2, r1
 80014fa:	701a      	strb	r2, [r3, #0]
		i++;
 80014fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014fe:	3301      	adds	r3, #1
 8001500:	62fb      	str	r3, [r7, #44]	@ 0x2c
		inx++;
 8001502:	4b31      	ldr	r3, [pc, #196]	@ (80015c8 <decodeGGA+0x680>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	3301      	adds	r3, #1
 8001508:	4a2f      	ldr	r2, [pc, #188]	@ (80015c8 <decodeGGA+0x680>)
 800150a:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the ',' after number of satellites
 800150c:	4b2e      	ldr	r3, [pc, #184]	@ (80015c8 <decodeGGA+0x680>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	461a      	mov	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4413      	add	r3, r2
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b2c      	cmp	r3, #44	@ 0x2c
 800151a:	d1e3      	bne.n	80014e4 <decodeGGA+0x59c>
	}
	gga->numofsat = atoi(buffer);   // convert the buffer to number and save into the structure
 800151c:	f107 030c 	add.w	r3, r7, #12
 8001520:	4618      	mov	r0, r3
 8001522:	f003 f987 	bl	8004834 <atoi>
 8001526:	4602      	mov	r2, r0
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	629a      	str	r2, [r3, #40]	@ 0x28


	/***************** skip HDOP  *********************/
	inx++;
 800152c:	4b26      	ldr	r3, [pc, #152]	@ (80015c8 <decodeGGA+0x680>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	3301      	adds	r3, #1
 8001532:	4a25      	ldr	r2, [pc, #148]	@ (80015c8 <decodeGGA+0x680>)
 8001534:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;
 8001536:	e004      	b.n	8001542 <decodeGGA+0x5fa>
 8001538:	4b23      	ldr	r3, [pc, #140]	@ (80015c8 <decodeGGA+0x680>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	3301      	adds	r3, #1
 800153e:	4a22      	ldr	r2, [pc, #136]	@ (80015c8 <decodeGGA+0x680>)
 8001540:	6013      	str	r3, [r2, #0]
 8001542:	4b21      	ldr	r3, [pc, #132]	@ (80015c8 <decodeGGA+0x680>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	461a      	mov	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4413      	add	r3, r2
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2b2c      	cmp	r3, #44	@ 0x2c
 8001550:	d1f2      	bne.n	8001538 <decodeGGA+0x5f0>


	/*************** Altitude calculation ********************/
	inx++;
 8001552:	4b1d      	ldr	r3, [pc, #116]	@ (80015c8 <decodeGGA+0x680>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	3301      	adds	r3, #1
 8001558:	4a1b      	ldr	r2, [pc, #108]	@ (80015c8 <decodeGGA+0x680>)
 800155a:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 800155c:	f107 030c 	add.w	r3, r7, #12
 8001560:	220c      	movs	r2, #12
 8001562:	2100      	movs	r1, #0
 8001564:	4618      	mov	r0, r3
 8001566:	f003 ff6a 	bl	800543e <memset>
	i=0;
 800156a:	2300      	movs	r3, #0
 800156c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (GGAbuffer[inx] != ',')
 800156e:	e013      	b.n	8001598 <decodeGGA+0x650>
	{
		buffer[i] = GGAbuffer[inx];
 8001570:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <decodeGGA+0x680>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	461a      	mov	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4413      	add	r3, r2
 800157a:	7819      	ldrb	r1, [r3, #0]
 800157c:	f107 020c 	add.w	r2, r7, #12
 8001580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001582:	4413      	add	r3, r2
 8001584:	460a      	mov	r2, r1
 8001586:	701a      	strb	r2, [r3, #0]
		i++;
 8001588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800158a:	3301      	adds	r3, #1
 800158c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		inx++;
 800158e:	4b0e      	ldr	r3, [pc, #56]	@ (80015c8 <decodeGGA+0x680>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	3301      	adds	r3, #1
 8001594:	4a0c      	ldr	r2, [pc, #48]	@ (80015c8 <decodeGGA+0x680>)
 8001596:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001598:	4b0b      	ldr	r3, [pc, #44]	@ (80015c8 <decodeGGA+0x680>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	461a      	mov	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4413      	add	r3, r2
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2b2c      	cmp	r3, #44	@ 0x2c
 80015a6:	d1e3      	bne.n	8001570 <decodeGGA+0x628>
	}
	num = (atoi(buffer));
 80015a8:	f107 030c 	add.w	r3, r7, #12
 80015ac:	4618      	mov	r0, r3
 80015ae:	f003 f941 	bl	8004834 <atoi>
 80015b2:	4603      	mov	r3, r0
 80015b4:	84fb      	strh	r3, [r7, #38]	@ 0x26
	j = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	while (buffer[j] != '.') j++;
 80015ba:	e00c      	b.n	80015d6 <decodeGGA+0x68e>
 80015bc:	f3af 8000 	nop.w
 80015c0:	00000000 	.word	0x00000000
 80015c4:	40240000 	.word	0x40240000
 80015c8:	20000214 	.word	0x20000214
 80015cc:	40590000 	.word	0x40590000
 80015d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015d2:	3301      	adds	r3, #1
 80015d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015d6:	f107 020c 	add.w	r2, r7, #12
 80015da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015dc:	4413      	add	r3, r2
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80015e2:	d1f5      	bne.n	80015d0 <decodeGGA+0x688>
	j++;
 80015e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015e6:	3301      	adds	r3, #1
 80015e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	declen = (strlen(buffer))-j;
 80015ea:	f107 030c 	add.w	r3, r7, #12
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe fe46 	bl	8000280 <strlen>
 80015f4:	4602      	mov	r2, r0
 80015f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	623b      	str	r3, [r7, #32]
	dec = atoi ((char *) buffer+j);
 80015fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015fe:	f107 020c 	add.w	r2, r7, #12
 8001602:	4413      	add	r3, r2
 8001604:	4618      	mov	r0, r3
 8001606:	f003 f915 	bl	8004834 <atoi>
 800160a:	61f8      	str	r0, [r7, #28]
	lat = (num) + (dec/pow(10, (declen)));
 800160c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001610:	4618      	mov	r0, r3
 8001612:	f7fe ff8f 	bl	8000534 <__aeabi_i2d>
 8001616:	4604      	mov	r4, r0
 8001618:	460d      	mov	r5, r1
 800161a:	69f8      	ldr	r0, [r7, #28]
 800161c:	f7fe ff8a 	bl	8000534 <__aeabi_i2d>
 8001620:	4680      	mov	r8, r0
 8001622:	4689      	mov	r9, r1
 8001624:	6a38      	ldr	r0, [r7, #32]
 8001626:	f7fe ff85 	bl	8000534 <__aeabi_i2d>
 800162a:	4602      	mov	r2, r0
 800162c:	460b      	mov	r3, r1
 800162e:	ec43 2b11 	vmov	d1, r2, r3
 8001632:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8001690 <decodeGGA+0x748>
 8001636:	f005 ffcb 	bl	80075d0 <pow>
 800163a:	ec53 2b10 	vmov	r2, r3, d0
 800163e:	4640      	mov	r0, r8
 8001640:	4649      	mov	r1, r9
 8001642:	f7ff f90b 	bl	800085c <__aeabi_ddiv>
 8001646:	4602      	mov	r2, r0
 8001648:	460b      	mov	r3, r1
 800164a:	4620      	mov	r0, r4
 800164c:	4629      	mov	r1, r5
 800164e:	f7fe fe25 	bl	800029c <__adddf3>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	4610      	mov	r0, r2
 8001658:	4619      	mov	r1, r3
 800165a:	f7ff faad 	bl	8000bb8 <__aeabi_d2f>
 800165e:	4603      	mov	r3, r0
 8001660:	61bb      	str	r3, [r7, #24]
	gga->alt.altitude = lat;
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	621a      	str	r2, [r3, #32]

	inx++;
 8001668:	4b0b      	ldr	r3, [pc, #44]	@ (8001698 <decodeGGA+0x750>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	3301      	adds	r3, #1
 800166e:	4a0a      	ldr	r2, [pc, #40]	@ (8001698 <decodeGGA+0x750>)
 8001670:	6013      	str	r3, [r2, #0]
	gga->alt.unit = GGAbuffer[inx];
 8001672:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <decodeGGA+0x750>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	461a      	mov	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4413      	add	r3, r2
 800167c:	781a      	ldrb	r2, [r3, #0]
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	return 0;
 8001684:	2300      	movs	r3, #0

}
 8001686:	4618      	mov	r0, r3
 8001688:	3730      	adds	r7, #48	@ 0x30
 800168a:	46bd      	mov	sp, r7
 800168c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001690:	00000000 	.word	0x00000000
 8001694:	40240000 	.word	0x40240000
 8001698:	20000214 	.word	0x20000214

0800169c <SPI_INIT>:
#include"SPI.h"
#include"stdio.h"
#define AF05  (0x05)


void SPI_INIT(){
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
	//enable clock for GPIOA
	RCC->AHB1ENR|=RCC_AHB1ENR_GPIOAEN;
 80016a0:	4b28      	ldr	r3, [pc, #160]	@ (8001744 <SPI_INIT+0xa8>)
 80016a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a4:	4a27      	ldr	r2, [pc, #156]	@ (8001744 <SPI_INIT+0xa8>)
 80016a6:	f043 0301 	orr.w	r3, r3, #1
 80016aa:	6313      	str	r3, [r2, #48]	@ 0x30
	//set PA5, PA6 and PA7 to alternate function mode
	GPIOA->MODER|=GPIO_MODER_MODE5_1|GPIO_MODER_MODE6_1|GPIO_MODER_MODE7_1;
 80016ac:	4b26      	ldr	r3, [pc, #152]	@ (8001748 <SPI_INIT+0xac>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a25      	ldr	r2, [pc, #148]	@ (8001748 <SPI_INIT+0xac>)
 80016b2:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 80016b6:	6013      	str	r3, [r2, #0]
	//set which type of alternate function is
	GPIOA->AFR[0]|=(AF05<<20)|(AF05<<24)|(AF05<<28);
 80016b8:	4b23      	ldr	r3, [pc, #140]	@ (8001748 <SPI_INIT+0xac>)
 80016ba:	6a1b      	ldr	r3, [r3, #32]
 80016bc:	4a22      	ldr	r2, [pc, #136]	@ (8001748 <SPI_INIT+0xac>)
 80016be:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 80016c2:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 80016c6:	6213      	str	r3, [r2, #32]
	//enable clock access to SPI1
	RCC->APB2ENR|=RCC_APB2ENR_SPI1EN;
 80016c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001744 <SPI_INIT+0xa8>)
 80016ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001744 <SPI_INIT+0xa8>)
 80016ce:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016d2:	6453      	str	r3, [r2, #68]	@ 0x44
	//set software slave managment
	SPI1->CR1|=SPI_CR1_SSM|SPI_CR1_SSI;
 80016d4:	4b1d      	ldr	r3, [pc, #116]	@ (800174c <SPI_INIT+0xb0>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a1c      	ldr	r2, [pc, #112]	@ (800174c <SPI_INIT+0xb0>)
 80016da:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80016de:	6013      	str	r3, [r2, #0]
	//set SPI in master mode
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_MSTR, 1);
 80016e0:	4b1a      	ldr	r3, [pc, #104]	@ (800174c <SPI_INIT+0xb0>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a19      	ldr	r2, [pc, #100]	@ (800174c <SPI_INIT+0xb0>)
 80016e6:	f043 0304 	orr.w	r3, r3, #4
 80016ea:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_BR,  3);
 80016ec:	4b17      	ldr	r3, [pc, #92]	@ (800174c <SPI_INIT+0xb0>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80016f4:	4a15      	ldr	r2, [pc, #84]	@ (800174c <SPI_INIT+0xb0>)
 80016f6:	f043 0318 	orr.w	r3, r3, #24
 80016fa:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_CPHA, 0);
 80016fc:	4b13      	ldr	r3, [pc, #76]	@ (800174c <SPI_INIT+0xb0>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a12      	ldr	r2, [pc, #72]	@ (800174c <SPI_INIT+0xb0>)
 8001702:	f023 0301 	bic.w	r3, r3, #1
 8001706:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_CPOL, 0);
 8001708:	4b10      	ldr	r3, [pc, #64]	@ (800174c <SPI_INIT+0xb0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a0f      	ldr	r2, [pc, #60]	@ (800174c <SPI_INIT+0xb0>)
 800170e:	f023 0302 	bic.w	r3, r3, #2
 8001712:	6013      	str	r3, [r2, #0]
	//MODIFY_FIELD(SPI1->CR1, SPI_CR1_LSBFIRST, 1);
	SPI1->CR2 |= 0x4;
 8001714:	4b0d      	ldr	r3, [pc, #52]	@ (800174c <SPI_INIT+0xb0>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	4a0c      	ldr	r2, [pc, #48]	@ (800174c <SPI_INIT+0xb0>)
 800171a:	f043 0304 	orr.w	r3, r3, #4
 800171e:	6053      	str	r3, [r2, #4]
	SPI1->CR1 |= 0x40; // Enabling SPI SPI periph
 8001720:	4b0a      	ldr	r3, [pc, #40]	@ (800174c <SPI_INIT+0xb0>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a09      	ldr	r2, [pc, #36]	@ (800174c <SPI_INIT+0xb0>)
 8001726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800172a:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_SPE, 1);
 800172c:	4b07      	ldr	r3, [pc, #28]	@ (800174c <SPI_INIT+0xb0>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a06      	ldr	r2, [pc, #24]	@ (800174c <SPI_INIT+0xb0>)
 8001732:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001736:	6013      	str	r3, [r2, #0]
}
 8001738:	bf00      	nop
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800
 8001748:	40020000 	.word	0x40020000
 800174c:	40013000 	.word	0x40013000

08001750 <SPI_TX_MULTI>:

//send multiple bytes in case size>1
void SPI_TX_MULTI(uint8_t *data_ptr,int size){
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
int i=0;
 800175a:	2300      	movs	r3, #0
 800175c:	60fb      	str	r3, [r7, #12]
uint8_t temp;
while(i<size){
 800175e:	e00f      	b.n	8001780 <SPI_TX_MULTI+0x30>
	while(!(SPI1->SR & (SPI_SR_TXE))){}
 8001760:	bf00      	nop
 8001762:	4b16      	ldr	r3, [pc, #88]	@ (80017bc <SPI_TX_MULTI+0x6c>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0f9      	beq.n	8001762 <SPI_TX_MULTI+0x12>
	SPI1->DR = data_ptr[i];
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	4413      	add	r3, r2
 8001774:	781a      	ldrb	r2, [r3, #0]
 8001776:	4b11      	ldr	r3, [pc, #68]	@ (80017bc <SPI_TX_MULTI+0x6c>)
 8001778:	60da      	str	r2, [r3, #12]
	i++;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	3301      	adds	r3, #1
 800177e:	60fb      	str	r3, [r7, #12]
while(i<size){
 8001780:	68fa      	ldr	r2, [r7, #12]
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	429a      	cmp	r2, r3
 8001786:	dbeb      	blt.n	8001760 <SPI_TX_MULTI+0x10>
}
/*Wait until TXE is set*/
while(!(SPI1->SR & (SPI_SR_TXE))){}
 8001788:	bf00      	nop
 800178a:	4b0c      	ldr	r3, [pc, #48]	@ (80017bc <SPI_TX_MULTI+0x6c>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	2b00      	cmp	r3, #0
 8001794:	d0f9      	beq.n	800178a <SPI_TX_MULTI+0x3a>

/*Wait for BUSY flag to reset*/
while((SPI1->SR & (SPI_SR_BSY))){}
 8001796:	bf00      	nop
 8001798:	4b08      	ldr	r3, [pc, #32]	@ (80017bc <SPI_TX_MULTI+0x6c>)
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d1f9      	bne.n	8001798 <SPI_TX_MULTI+0x48>

/*Clear OVR flag*/
temp = SPI1->DR;
 80017a4:	4b05      	ldr	r3, [pc, #20]	@ (80017bc <SPI_TX_MULTI+0x6c>)
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	72fb      	strb	r3, [r7, #11]
temp = SPI1->SR;
 80017aa:	4b04      	ldr	r3, [pc, #16]	@ (80017bc <SPI_TX_MULTI+0x6c>)
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	72fb      	strb	r3, [r7, #11]
}
 80017b0:	bf00      	nop
 80017b2:	3714      	adds	r7, #20
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	40013000 	.word	0x40013000

080017c0 <st7789_spi_init>:

int VCCTimeout = 5000; // GGA or RMC will not be received if the VCC is not sufficient


void st7789_spi_init()
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
    SPI_INIT();
 80017c4:	f7ff ff6a 	bl	800169c <SPI_INIT>

    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN; // Enable GPIOB clock for Pins PB4 (BL), PB5 (DC), PB6 (CS), and PB7 (RST)
 80017c8:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <st7789_spi_init+0x30>)
 80017ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017cc:	4a08      	ldr	r2, [pc, #32]	@ (80017f0 <st7789_spi_init+0x30>)
 80017ce:	f043 0302 	orr.w	r3, r3, #2
 80017d2:	6313      	str	r3, [r2, #48]	@ 0x30

    /* Configure DC, RST, CS, and BL pins */
    GPIOB->MODER &= ~(GPIO_MODER_MODE5_Msk | GPIO_MODER_MODE6_Msk | GPIO_MODER_MODE7_Msk | GPIO_MODER_MODE4_Msk);
 80017d4:	4b07      	ldr	r3, [pc, #28]	@ (80017f4 <st7789_spi_init+0x34>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a06      	ldr	r2, [pc, #24]	@ (80017f4 <st7789_spi_init+0x34>)
 80017da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80017de:	6013      	str	r3, [r2, #0]
    // Clear the mode bits for PB4, PB5, PB6, and PB7

    GPIOB->MODER |= (GPIO_MODER_MODE5_0 | GPIO_MODER_MODE6_0 | GPIO_MODER_MODE7_0 | GPIO_MODER_MODE4_0);
 80017e0:	4b04      	ldr	r3, [pc, #16]	@ (80017f4 <st7789_spi_init+0x34>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a03      	ldr	r2, [pc, #12]	@ (80017f4 <st7789_spi_init+0x34>)
 80017e6:	f443 43aa 	orr.w	r3, r3, #21760	@ 0x5500
 80017ea:	6013      	str	r3, [r2, #0]
    // Set PB4, PB5, PB6, and PB7 to output mode (01)
}
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40020400 	.word	0x40020400

080017f8 <ST7789_WriteCommand>:


static void ST7789_WriteCommand(uint8_t cmd)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	71fb      	strb	r3, [r7, #7]
	GPIOB->BSRR = GPIOB_BSRR_RESET_DC; // DC Low indicating Command
 8001802:	4b0a      	ldr	r3, [pc, #40]	@ (800182c <ST7789_WriteCommand+0x34>)
 8001804:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001808:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = GPIOB_BSRR_RESET_CS; // Chip Select Low
 800180a:	4b08      	ldr	r3, [pc, #32]	@ (800182c <ST7789_WriteCommand+0x34>)
 800180c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001810:	619a      	str	r2, [r3, #24]
	SPI_TX_MULTI(&cmd,  1);
 8001812:	1dfb      	adds	r3, r7, #7
 8001814:	2101      	movs	r1, #1
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff ff9a 	bl	8001750 <SPI_TX_MULTI>
	GPIOB->BSRR = GPIOB_BSRR_SET_CS; // Chip Select High
 800181c:	4b03      	ldr	r3, [pc, #12]	@ (800182c <ST7789_WriteCommand+0x34>)
 800181e:	2240      	movs	r2, #64	@ 0x40
 8001820:	619a      	str	r2, [r3, #24]
}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40020400 	.word	0x40020400

08001830 <ST7789_WriteData>:

static void ST7789_WriteData(uint8_t *buff, uint32_t buff_size)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
	GPIOB->BSRR = GPIOB_BSRR_SET_DC;
 800183a:	4b09      	ldr	r3, [pc, #36]	@ (8001860 <ST7789_WriteData+0x30>)
 800183c:	2220      	movs	r2, #32
 800183e:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = GPIOB_BSRR_RESET_CS; // Chip Select Low
 8001840:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <ST7789_WriteData+0x30>)
 8001842:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001846:	619a      	str	r2, [r3, #24]
	SPI_TX_MULTI(buff, buff_size);
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	4619      	mov	r1, r3
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f7ff ff7f 	bl	8001750 <SPI_TX_MULTI>
	GPIOB->BSRR = GPIOB_BSRR_SET_CS; // Chip Select High
 8001852:	4b03      	ldr	r3, [pc, #12]	@ (8001860 <ST7789_WriteData+0x30>)
 8001854:	2240      	movs	r2, #64	@ 0x40
 8001856:	619a      	str	r2, [r3, #24]
}
 8001858:	bf00      	nop
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40020400 	.word	0x40020400

08001864 <ST7789_WriteSmallData>:

static void ST7789_WriteSmallData(uint8_t data)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	71fb      	strb	r3, [r7, #7]
	GPIOB->BSRR = GPIOB_BSRR_SET_DC; // DC High indicating Data
 800186e:	4b09      	ldr	r3, [pc, #36]	@ (8001894 <ST7789_WriteSmallData+0x30>)
 8001870:	2220      	movs	r2, #32
 8001872:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = GPIOB_BSRR_RESET_CS; // Chip Select Low
 8001874:	4b07      	ldr	r3, [pc, #28]	@ (8001894 <ST7789_WriteSmallData+0x30>)
 8001876:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800187a:	619a      	str	r2, [r3, #24]
	SPI_TX_MULTI(&data, 1);
 800187c:	1dfb      	adds	r3, r7, #7
 800187e:	2101      	movs	r1, #1
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff ff65 	bl	8001750 <SPI_TX_MULTI>
	GPIOB->BSRR = GPIOB_BSRR_SET_CS; // Chip Select High
 8001886:	4b03      	ldr	r3, [pc, #12]	@ (8001894 <ST7789_WriteSmallData+0x30>)
 8001888:	2240      	movs	r2, #64	@ 0x40
 800188a:	619a      	str	r2, [r3, #24]
}
 800188c:	bf00      	nop
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40020400 	.word	0x40020400

08001898 <ST7789_SetAddressWindow>:

static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8001898:	b590      	push	{r4, r7, lr}
 800189a:	b087      	sub	sp, #28
 800189c:	af00      	add	r7, sp, #0
 800189e:	4604      	mov	r4, r0
 80018a0:	4608      	mov	r0, r1
 80018a2:	4611      	mov	r1, r2
 80018a4:	461a      	mov	r2, r3
 80018a6:	4623      	mov	r3, r4
 80018a8:	80fb      	strh	r3, [r7, #6]
 80018aa:	4603      	mov	r3, r0
 80018ac:	80bb      	strh	r3, [r7, #4]
 80018ae:	460b      	mov	r3, r1
 80018b0:	807b      	strh	r3, [r7, #2]
 80018b2:	4613      	mov	r3, r2
 80018b4:	803b      	strh	r3, [r7, #0]
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 80018b6:	88fb      	ldrh	r3, [r7, #6]
 80018b8:	82fb      	strh	r3, [r7, #22]
 80018ba:	887b      	ldrh	r3, [r7, #2]
 80018bc:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 80018be:	88bb      	ldrh	r3, [r7, #4]
 80018c0:	827b      	strh	r3, [r7, #18]
 80018c2:	883b      	ldrh	r3, [r7, #0]
 80018c4:	823b      	strh	r3, [r7, #16]

	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET);
 80018c6:	202a      	movs	r0, #42	@ 0x2a
 80018c8:	f7ff ff96 	bl	80017f8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 80018cc:	8afb      	ldrh	r3, [r7, #22]
 80018ce:	0a1b      	lsrs	r3, r3, #8
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	733b      	strb	r3, [r7, #12]
 80018d6:	8afb      	ldrh	r3, [r7, #22]
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	737b      	strb	r3, [r7, #13]
 80018dc:	8abb      	ldrh	r3, [r7, #20]
 80018de:	0a1b      	lsrs	r3, r3, #8
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	73bb      	strb	r3, [r7, #14]
 80018e6:	8abb      	ldrh	r3, [r7, #20]
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 80018ec:	f107 030c 	add.w	r3, r7, #12
 80018f0:	2104      	movs	r1, #4
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff ff9c 	bl	8001830 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 80018f8:	202b      	movs	r0, #43	@ 0x2b
 80018fa:	f7ff ff7d 	bl	80017f8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 80018fe:	8a7b      	ldrh	r3, [r7, #18]
 8001900:	0a1b      	lsrs	r3, r3, #8
 8001902:	b29b      	uxth	r3, r3
 8001904:	b2db      	uxtb	r3, r3
 8001906:	723b      	strb	r3, [r7, #8]
 8001908:	8a7b      	ldrh	r3, [r7, #18]
 800190a:	b2db      	uxtb	r3, r3
 800190c:	727b      	strb	r3, [r7, #9]
 800190e:	8a3b      	ldrh	r3, [r7, #16]
 8001910:	0a1b      	lsrs	r3, r3, #8
 8001912:	b29b      	uxth	r3, r3
 8001914:	b2db      	uxtb	r3, r3
 8001916:	72bb      	strb	r3, [r7, #10]
 8001918:	8a3b      	ldrh	r3, [r7, #16]
 800191a:	b2db      	uxtb	r3, r3
 800191c:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 800191e:	f107 0308 	add.w	r3, r7, #8
 8001922:	2104      	movs	r1, #4
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff ff83 	bl	8001830 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 800192a:	202c      	movs	r0, #44	@ 0x2c
 800192c:	f7ff ff64 	bl	80017f8 <ST7789_WriteCommand>
}
 8001930:	bf00      	nop
 8001932:	371c      	adds	r7, #28
 8001934:	46bd      	mov	sp, r7
 8001936:	bd90      	pop	{r4, r7, pc}

08001938 <ST7789_Fill_Color>:

void ST7789_Fill_Color(uint16_t color)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8001942:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001946:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800194a:	2100      	movs	r1, #0
 800194c:	2000      	movs	r0, #0
 800194e:	f7ff ffa3 	bl	8001898 <ST7789_SetAddressWindow>

	uint16_t j;
	for (i = 0; i < ST7789_WIDTH; i++)
 8001952:	2300      	movs	r3, #0
 8001954:	81fb      	strh	r3, [r7, #14]
 8001956:	e01a      	b.n	800198e <ST7789_Fill_Color+0x56>
			for (j = 0; j < ST7789_HEIGHT; j++) {
 8001958:	2300      	movs	r3, #0
 800195a:	81bb      	strh	r3, [r7, #12]
 800195c:	e010      	b.n	8001980 <ST7789_Fill_Color+0x48>
				uint8_t data[] = {color >> 8, color & 0xFF};
 800195e:	88fb      	ldrh	r3, [r7, #6]
 8001960:	0a1b      	lsrs	r3, r3, #8
 8001962:	b29b      	uxth	r3, r3
 8001964:	b2db      	uxtb	r3, r3
 8001966:	723b      	strb	r3, [r7, #8]
 8001968:	88fb      	ldrh	r3, [r7, #6]
 800196a:	b2db      	uxtb	r3, r3
 800196c:	727b      	strb	r3, [r7, #9]
				ST7789_WriteData(data, sizeof(data));
 800196e:	f107 0308 	add.w	r3, r7, #8
 8001972:	2102      	movs	r1, #2
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ff5b 	bl	8001830 <ST7789_WriteData>
			for (j = 0; j < ST7789_HEIGHT; j++) {
 800197a:	89bb      	ldrh	r3, [r7, #12]
 800197c:	3301      	adds	r3, #1
 800197e:	81bb      	strh	r3, [r7, #12]
 8001980:	89bb      	ldrh	r3, [r7, #12]
 8001982:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001986:	d3ea      	bcc.n	800195e <ST7789_Fill_Color+0x26>
	for (i = 0; i < ST7789_WIDTH; i++)
 8001988:	89fb      	ldrh	r3, [r7, #14]
 800198a:	3301      	adds	r3, #1
 800198c:	81fb      	strh	r3, [r7, #14]
 800198e:	89fb      	ldrh	r3, [r7, #14]
 8001990:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001994:	d3e0      	bcc.n	8001958 <ST7789_Fill_Color+0x20>
			}

}
 8001996:	bf00      	nop
 8001998:	bf00      	nop
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <ST7789_WriteChar>:

void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 80019a0:	b082      	sub	sp, #8
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b088      	sub	sp, #32
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019aa:	4603      	mov	r3, r0
 80019ac:	80fb      	strh	r3, [r7, #6]
 80019ae:	460b      	mov	r3, r1
 80019b0:	80bb      	strh	r3, [r7, #4]
 80019b2:	4613      	mov	r3, r2
 80019b4:	70fb      	strb	r3, [r7, #3]
	uint32_t i, b, j;

	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 80019b6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019ba:	461a      	mov	r2, r3
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	4413      	add	r3, r2
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	3b01      	subs	r3, #1
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80019ca:	4619      	mov	r1, r3
 80019cc:	88bb      	ldrh	r3, [r7, #4]
 80019ce:	440b      	add	r3, r1
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	3b01      	subs	r3, #1
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	88b9      	ldrh	r1, [r7, #4]
 80019d8:	88f8      	ldrh	r0, [r7, #6]
 80019da:	f7ff ff5d 	bl	8001898 <ST7789_SetAddressWindow>

	for (i = 0; i < font.height; i++) {
 80019de:	2300      	movs	r3, #0
 80019e0:	61fb      	str	r3, [r7, #28]
 80019e2:	e041      	b.n	8001a68 <ST7789_WriteChar+0xc8>
		b = font.data[(ch - 32) * font.height + i];
 80019e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80019e6:	78fb      	ldrb	r3, [r7, #3]
 80019e8:	3b20      	subs	r3, #32
 80019ea:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 80019ee:	fb01 f303 	mul.w	r3, r1, r3
 80019f2:	4619      	mov	r1, r3
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	440b      	add	r3, r1
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	4413      	add	r3, r2
 80019fc:	881b      	ldrh	r3, [r3, #0]
 80019fe:	617b      	str	r3, [r7, #20]
		for (j = 0; j < font.width; j++) {
 8001a00:	2300      	movs	r3, #0
 8001a02:	61bb      	str	r3, [r7, #24]
 8001a04:	e027      	b.n	8001a56 <ST7789_WriteChar+0xb6>
			if ((b << j) & 0x8000) {
 8001a06:	697a      	ldr	r2, [r7, #20]
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d00e      	beq.n	8001a34 <ST7789_WriteChar+0x94>
				uint8_t data[] = {color >> 8, color & 0xFF};
 8001a16:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001a18:	0a1b      	lsrs	r3, r3, #8
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	743b      	strb	r3, [r7, #16]
 8001a20:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	747b      	strb	r3, [r7, #17]
				ST7789_WriteData(data, sizeof(data));
 8001a26:	f107 0310 	add.w	r3, r7, #16
 8001a2a:	2102      	movs	r1, #2
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7ff feff 	bl	8001830 <ST7789_WriteData>
 8001a32:	e00d      	b.n	8001a50 <ST7789_WriteChar+0xb0>
			}
			else {
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 8001a34:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001a36:	0a1b      	lsrs	r3, r3, #8
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	733b      	strb	r3, [r7, #12]
 8001a3e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	737b      	strb	r3, [r7, #13]
				ST7789_WriteData(data, sizeof(data));
 8001a44:	f107 030c 	add.w	r3, r7, #12
 8001a48:	2102      	movs	r1, #2
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff fef0 	bl	8001830 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	3301      	adds	r3, #1
 8001a54:	61bb      	str	r3, [r7, #24]
 8001a56:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d3d1      	bcc.n	8001a06 <ST7789_WriteChar+0x66>
	for (i = 0; i < font.height; i++) {
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	3301      	adds	r3, #1
 8001a66:	61fb      	str	r3, [r7, #28]
 8001a68:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d3b7      	bcc.n	80019e4 <ST7789_WriteChar+0x44>
			}
		}
	}

}
 8001a74:	bf00      	nop
 8001a76:	bf00      	nop
 8001a78:	3720      	adds	r7, #32
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a80:	b002      	add	sp, #8
 8001a82:	4770      	bx	lr

08001a84 <ST7789_WriteString>:

void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001a84:	b082      	sub	sp, #8
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b086      	sub	sp, #24
 8001a8a:	af04      	add	r7, sp, #16
 8001a8c:	603a      	str	r2, [r7, #0]
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	4603      	mov	r3, r0
 8001a92:	80fb      	strh	r3, [r7, #6]
 8001a94:	460b      	mov	r3, r1
 8001a96:	80bb      	strh	r3, [r7, #4]

	while (*str) {
 8001a98:	e02f      	b.n	8001afa <ST7789_WriteString+0x76>
		if (x + font.width >= ST7789_WIDTH) {
 8001a9a:	88fb      	ldrh	r3, [r7, #6]
 8001a9c:	7d3a      	ldrb	r2, [r7, #20]
 8001a9e:	4413      	add	r3, r2
 8001aa0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001aa4:	db14      	blt.n	8001ad0 <ST7789_WriteString+0x4c>
			x = 0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8001aaa:	7d7b      	ldrb	r3, [r7, #21]
 8001aac:	461a      	mov	r2, r3
 8001aae:	88bb      	ldrh	r3, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) {
 8001ab4:	88bb      	ldrh	r3, [r7, #4]
 8001ab6:	7d7a      	ldrb	r2, [r7, #21]
 8001ab8:	4413      	add	r3, r2
 8001aba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001abe:	da21      	bge.n	8001b04 <ST7789_WriteString+0x80>
				break;
			}

			if (*str == ' ') {
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b20      	cmp	r3, #32
 8001ac6:	d103      	bne.n	8001ad0 <ST7789_WriteString+0x4c>
				// skip spaces in the beginning of the new line
				str++;
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	3301      	adds	r3, #1
 8001acc:	603b      	str	r3, [r7, #0]
				continue;
 8001ace:	e014      	b.n	8001afa <ST7789_WriteString+0x76>
			}
		}
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	781a      	ldrb	r2, [r3, #0]
 8001ad4:	88b9      	ldrh	r1, [r7, #4]
 8001ad6:	88f8      	ldrh	r0, [r7, #6]
 8001ad8:	8c3b      	ldrh	r3, [r7, #32]
 8001ada:	9302      	str	r3, [sp, #8]
 8001adc:	8bbb      	ldrh	r3, [r7, #28]
 8001ade:	9301      	str	r3, [sp, #4]
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	9300      	str	r3, [sp, #0]
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	f7ff ff5b 	bl	80019a0 <ST7789_WriteChar>
		x += font.width;
 8001aea:	7d3b      	ldrb	r3, [r7, #20]
 8001aec:	461a      	mov	r2, r3
 8001aee:	88fb      	ldrh	r3, [r7, #6]
 8001af0:	4413      	add	r3, r2
 8001af2:	80fb      	strh	r3, [r7, #6]
		str++;
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	3301      	adds	r3, #1
 8001af8:	603b      	str	r3, [r7, #0]
	while (*str) {
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1cb      	bne.n	8001a9a <ST7789_WriteString+0x16>
	}

}
 8001b02:	e000      	b.n	8001b06 <ST7789_WriteString+0x82>
				break;
 8001b04:	bf00      	nop
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b10:	b002      	add	sp, #8
 8001b12:	4770      	bx	lr

08001b14 <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 8001b14:	b590      	push	{r4, r7, lr}
 8001b16:	b08b      	sub	sp, #44	@ 0x2c
 8001b18:	af00      	add	r7, sp, #0
	st7789_spi_init();
 8001b1a:	f7ff fe51 	bl	80017c0 <st7789_spi_init>
	HAL_Delay(25);
 8001b1e:	2019      	movs	r0, #25
 8001b20:	f000 fea2 	bl	8002868 <HAL_Delay>
	GPIOB->BSRR = GPIOB_BSRR_RESET_RST;
 8001b24:	4b4a      	ldr	r3, [pc, #296]	@ (8001c50 <ST7789_Init+0x13c>)
 8001b26:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001b2a:	619a      	str	r2, [r3, #24]
	HAL_Delay(50);
 8001b2c:	2032      	movs	r0, #50	@ 0x32
 8001b2e:	f000 fe9b 	bl	8002868 <HAL_Delay>
	GPIOB->BSRR = GPIOB_BSRR_SET_RST;
 8001b32:	4b47      	ldr	r3, [pc, #284]	@ (8001c50 <ST7789_Init+0x13c>)
 8001b34:	2280      	movs	r2, #128	@ 0x80
 8001b36:	619a      	str	r2, [r3, #24]
    HAL_Delay(50);
 8001b38:	2032      	movs	r0, #50	@ 0x32
 8001b3a:	f000 fe95 	bl	8002868 <HAL_Delay>
    ST7789_WriteCommand(ST7789_SWRESET);
 8001b3e:	2001      	movs	r0, #1
 8001b40:	f7ff fe5a 	bl	80017f8 <ST7789_WriteCommand>
    HAL_Delay(100);
 8001b44:	2064      	movs	r0, #100	@ 0x64
 8001b46:	f000 fe8f 	bl	8002868 <HAL_Delay>
    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 8001b4a:	203a      	movs	r0, #58	@ 0x3a
 8001b4c:	f7ff fe54 	bl	80017f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 8001b50:	2055      	movs	r0, #85	@ 0x55
 8001b52:	f7ff fe87 	bl	8001864 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 8001b56:	20b2      	movs	r0, #178	@ 0xb2
 8001b58:	f7ff fe4e 	bl	80017f8 <ST7789_WriteCommand>
	uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 8001b5c:	4a3d      	ldr	r2, [pc, #244]	@ (8001c54 <ST7789_Init+0x140>)
 8001b5e:	f107 0320 	add.w	r3, r7, #32
 8001b62:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b66:	6018      	str	r0, [r3, #0]
 8001b68:	3304      	adds	r3, #4
 8001b6a:	7019      	strb	r1, [r3, #0]
	ST7789_WriteData(data, sizeof(data));
 8001b6c:	f107 0320 	add.w	r3, r7, #32
 8001b70:	2105      	movs	r1, #5
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff fe5c 	bl	8001830 <ST7789_WriteData>

	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 8001b78:	20b7      	movs	r0, #183	@ 0xb7
 8001b7a:	f7ff fe3d 	bl	80017f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 8001b7e:	2035      	movs	r0, #53	@ 0x35
 8001b80:	f7ff fe70 	bl	8001864 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 8001b84:	20bb      	movs	r0, #187	@ 0xbb
 8001b86:	f7ff fe37 	bl	80017f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x20);			//	0.725v (default 0.75v for 0x20)
 8001b8a:	2020      	movs	r0, #32
 8001b8c:	f7ff fe6a 	bl	8001864 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL
 8001b90:	20c0      	movs	r0, #192	@ 0xc0
 8001b92:	f7ff fe31 	bl	80017f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 8001b96:	202c      	movs	r0, #44	@ 0x2c
 8001b98:	f7ff fe64 	bl	8001864 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 8001b9c:	20c2      	movs	r0, #194	@ 0xc2
 8001b9e:	f7ff fe2b 	bl	80017f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 8001ba2:	2001      	movs	r0, #1
 8001ba4:	f7ff fe5e 	bl	8001864 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 8001ba8:	20c3      	movs	r0, #195	@ 0xc3
 8001baa:	f7ff fe25 	bl	80017f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0b);			//	+-4.45v (defalut +-4.1v for 0x0B)
 8001bae:	200b      	movs	r0, #11
 8001bb0:	f7ff fe58 	bl	8001864 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 8001bb4:	20c4      	movs	r0, #196	@ 0xc4
 8001bb6:	f7ff fe1f 	bl	80017f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 8001bba:	2020      	movs	r0, #32
 8001bbc:	f7ff fe52 	bl	8001864 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 8001bc0:	20c6      	movs	r0, #198	@ 0xc6
 8001bc2:	f7ff fe19 	bl	80017f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 8001bc6:	200f      	movs	r0, #15
 8001bc8:	f7ff fe4c 	bl	8001864 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 8001bcc:	20d0      	movs	r0, #208	@ 0xd0
 8001bce:	f7ff fe13 	bl	80017f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 8001bd2:	20a4      	movs	r0, #164	@ 0xa4
 8001bd4:	f7ff fe46 	bl	8001864 <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 8001bd8:	20a1      	movs	r0, #161	@ 0xa1
 8001bda:	f7ff fe43 	bl	8001864 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 8001bde:	20e0      	movs	r0, #224	@ 0xe0
 8001be0:	f7ff fe0a 	bl	80017f8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 8001be4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c58 <ST7789_Init+0x144>)
 8001be6:	f107 0410 	add.w	r4, r7, #16
 8001bea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bec:	c407      	stmia	r4!, {r0, r1, r2}
 8001bee:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8001bf0:	f107 0310 	add.w	r3, r7, #16
 8001bf4:	210e      	movs	r1, #14
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff fe1a 	bl	8001830 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 8001bfc:	20e1      	movs	r0, #225	@ 0xe1
 8001bfe:	f7ff fdfb 	bl	80017f8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 8001c02:	4b16      	ldr	r3, [pc, #88]	@ (8001c5c <ST7789_Init+0x148>)
 8001c04:	463c      	mov	r4, r7
 8001c06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c08:	c407      	stmia	r4!, {r0, r1, r2}
 8001c0a:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8001c0c:	463b      	mov	r3, r7
 8001c0e:	210e      	movs	r1, #14
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fe0d 	bl	8001830 <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 8001c16:	2021      	movs	r0, #33	@ 0x21
 8001c18:	f7ff fdee 	bl	80017f8 <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 8001c1c:	2011      	movs	r0, #17
 8001c1e:	f7ff fdeb 	bl	80017f8 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 8001c22:	2013      	movs	r0, #19
 8001c24:	f7ff fde8 	bl	80017f8 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on
 8001c28:	2029      	movs	r0, #41	@ 0x29
 8001c2a:	f7ff fde5 	bl	80017f8 <ST7789_WriteCommand>

  	HAL_Delay(120);
 8001c2e:	2078      	movs	r0, #120	@ 0x78
 8001c30:	f000 fe1a 	bl	8002868 <HAL_Delay>

  	GPIOB->BSRR = GPIOB_BSRR_SET_PB4;  // Set PB4 high
 8001c34:	4b06      	ldr	r3, [pc, #24]	@ (8001c50 <ST7789_Init+0x13c>)
 8001c36:	2210      	movs	r2, #16
 8001c38:	619a      	str	r2, [r3, #24]

  	HAL_Delay(50);
 8001c3a:	2032      	movs	r0, #50	@ 0x32
 8001c3c:	f000 fe14 	bl	8002868 <HAL_Delay>
	ST7789_Fill_Color(RED);				//	Fill with Black.
 8001c40:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8001c44:	f7ff fe78 	bl	8001938 <ST7789_Fill_Color>
}
 8001c48:	bf00      	nop
 8001c4a:	372c      	adds	r7, #44	@ 0x2c
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd90      	pop	{r4, r7, pc}
 8001c50:	40020400 	.word	0x40020400
 8001c54:	080084a8 	.word	0x080084a8
 8001c58:	080084b0 	.word	0x080084b0
 8001c5c:	080084c0 	.word	0x080084c0

08001c60 <parse_gps_output>:

void parse_gps_output()
{
 8001c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c62:	b087      	sub	sp, #28
 8001c64:	af06      	add	r7, sp, #24
	  if (Wait_for("GGA") == 1)
 8001c66:	4835      	ldr	r0, [pc, #212]	@ (8001d3c <parse_gps_output+0xdc>)
 8001c68:	f000 fc7c 	bl	8002564 <Wait_for>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d115      	bne.n	8001c9e <parse_gps_output+0x3e>
	  {
		  VCCTimeout = 5000;  // Reset the VCC Timeout indicating the GGA is being received
 8001c72:	4b33      	ldr	r3, [pc, #204]	@ (8001d40 <parse_gps_output+0xe0>)
 8001c74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c78:	601a      	str	r2, [r3, #0]

		  Copy_upto("*", GGA);
 8001c7a:	4932      	ldr	r1, [pc, #200]	@ (8001d44 <parse_gps_output+0xe4>)
 8001c7c:	4832      	ldr	r0, [pc, #200]	@ (8001d48 <parse_gps_output+0xe8>)
 8001c7e:	f000 fbf1 	bl	8002464 <Copy_upto>
		  if (decodeGGA(GGA, &gpsData.ggastruct) == 0) flagGGA = 2;  // 2 indicates the data is valid
 8001c82:	4932      	ldr	r1, [pc, #200]	@ (8001d4c <parse_gps_output+0xec>)
 8001c84:	482f      	ldr	r0, [pc, #188]	@ (8001d44 <parse_gps_output+0xe4>)
 8001c86:	f7ff f95f 	bl	8000f48 <decodeGGA>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d103      	bne.n	8001c98 <parse_gps_output+0x38>
 8001c90:	4b2f      	ldr	r3, [pc, #188]	@ (8001d50 <parse_gps_output+0xf0>)
 8001c92:	2202      	movs	r2, #2
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	e002      	b.n	8001c9e <parse_gps_output+0x3e>
		  else flagGGA = 1;  // 1 indicates the data is invalid
 8001c98:	4b2d      	ldr	r3, [pc, #180]	@ (8001d50 <parse_gps_output+0xf0>)
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	601a      	str	r2, [r3, #0]
	  }

	  if ((flagGGA == 2) | (flagRMC == 2))
 8001c9e:	4b2c      	ldr	r3, [pc, #176]	@ (8001d50 <parse_gps_output+0xf0>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	bf0c      	ite	eq
 8001ca6:	2301      	moveq	r3, #1
 8001ca8:	2300      	movne	r3, #0
 8001caa:	b2da      	uxtb	r2, r3
 8001cac:	4b29      	ldr	r3, [pc, #164]	@ (8001d54 <parse_gps_output+0xf4>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	bf0c      	ite	eq
 8001cb4:	2301      	moveq	r3, #1
 8001cb6:	2300      	movne	r3, #0
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d037      	beq.n	8001d32 <parse_gps_output+0xd2>
	  {
		  memset(lcdBuffer, '\0', 50);
 8001cc2:	2232      	movs	r2, #50	@ 0x32
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	4824      	ldr	r0, [pc, #144]	@ (8001d58 <parse_gps_output+0xf8>)
 8001cc8:	f003 fbb9 	bl	800543e <memset>
		  //lcd_put_cur(1, 0);
		  sprintf (lcdBuffer, "%.2f%c, %.2f%c  ", gpsData.ggastruct.lcation.latitude, gpsData.ggastruct.lcation.NS,\
 8001ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8001d4c <parse_gps_output+0xec>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7fe fc41 	bl	8000558 <__aeabi_f2d>
 8001cd6:	4604      	mov	r4, r0
 8001cd8:	460d      	mov	r5, r1
 8001cda:	4b1c      	ldr	r3, [pc, #112]	@ (8001d4c <parse_gps_output+0xec>)
 8001cdc:	791b      	ldrb	r3, [r3, #4]
 8001cde:	461e      	mov	r6, r3
				  gpsData.ggastruct.lcation.longitude, gpsData.ggastruct.lcation.EW);
 8001ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d4c <parse_gps_output+0xec>)
 8001ce2:	689b      	ldr	r3, [r3, #8]
		  sprintf (lcdBuffer, "%.2f%c, %.2f%c  ", gpsData.ggastruct.lcation.latitude, gpsData.ggastruct.lcation.NS,\
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7fe fc37 	bl	8000558 <__aeabi_f2d>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
				  gpsData.ggastruct.lcation.longitude, gpsData.ggastruct.lcation.EW);
 8001cee:	4917      	ldr	r1, [pc, #92]	@ (8001d4c <parse_gps_output+0xec>)
 8001cf0:	7b09      	ldrb	r1, [r1, #12]
		  sprintf (lcdBuffer, "%.2f%c, %.2f%c  ", gpsData.ggastruct.lcation.latitude, gpsData.ggastruct.lcation.NS,\
 8001cf2:	9104      	str	r1, [sp, #16]
 8001cf4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001cf8:	9600      	str	r6, [sp, #0]
 8001cfa:	4622      	mov	r2, r4
 8001cfc:	462b      	mov	r3, r5
 8001cfe:	4917      	ldr	r1, [pc, #92]	@ (8001d5c <parse_gps_output+0xfc>)
 8001d00:	4815      	ldr	r0, [pc, #84]	@ (8001d58 <parse_gps_output+0xf8>)
 8001d02:	f003 fb39 	bl	8005378 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*)lcdBuffer, sizeof(lcdBuffer) , -1);
 8001d06:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0a:	2232      	movs	r2, #50	@ 0x32
 8001d0c:	4912      	ldr	r1, [pc, #72]	@ (8001d58 <parse_gps_output+0xf8>)
 8001d0e:	4814      	ldr	r0, [pc, #80]	@ (8001d60 <parse_gps_output+0x100>)
 8001d10:	f001 fdde 	bl	80038d0 <HAL_UART_Transmit>
		  ST7789_WriteString(10, 20, &lcdBuffer, Font_11x18, RED, WHITE);
 8001d14:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <parse_gps_output+0x104>)
 8001d16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d1a:	9202      	str	r2, [sp, #8]
 8001d1c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001d20:	9201      	str	r2, [sp, #4]
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	9200      	str	r2, [sp, #0]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a0b      	ldr	r2, [pc, #44]	@ (8001d58 <parse_gps_output+0xf8>)
 8001d2a:	2114      	movs	r1, #20
 8001d2c:	200a      	movs	r0, #10
 8001d2e:	f7ff fea9 	bl	8001a84 <ST7789_WriteString>
//	 		  lcd_send_string(lcdBuffer);
	  }
//	  return lcdBuffer;
}
 8001d32:	bf00      	nop
 8001d34:	3704      	adds	r7, #4
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	080084d0 	.word	0x080084d0
 8001d40:	2000000c 	.word	0x2000000c
 8001d44:	200002b4 	.word	0x200002b4
 8001d48:	080084d4 	.word	0x080084d4
 8001d4c:	20000318 	.word	0x20000318
 8001d50:	2000035c 	.word	0x2000035c
 8001d54:	20000360 	.word	0x20000360
 8001d58:	20000364 	.word	0x20000364
 8001d5c:	080084d8 	.word	0x080084d8
 8001d60:	2000026c 	.word	0x2000026c
 8001d64:	20000004 	.word	0x20000004

08001d68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d6c:	f000 fd0a 	bl	8002784 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d70:	f000 f812 	bl	8001d98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d74:	f000 f8ce 	bl	8001f14 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001d78:	f000 f878 	bl	8001e6c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001d7c:	f000 f8a0 	bl	8001ec0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  ST7789_Init();
 8001d80:	f7ff fec8 	bl	8001b14 <ST7789_Init>
  Ringbuf_init();
 8001d84:	f000 fabe 	bl	8002304 <Ringbuf_init>
  HAL_Delay (500);
 8001d88:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d8c:	f000 fd6c 	bl	8002868 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	parse_gps_output();
 8001d90:	f7ff ff66 	bl	8001c60 <parse_gps_output>
 8001d94:	e7fc      	b.n	8001d90 <main+0x28>
	...

08001d98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b094      	sub	sp, #80	@ 0x50
 8001d9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d9e:	f107 0320 	add.w	r3, r7, #32
 8001da2:	2230      	movs	r2, #48	@ 0x30
 8001da4:	2100      	movs	r1, #0
 8001da6:	4618      	mov	r0, r3
 8001da8:	f003 fb49 	bl	800543e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dac:	f107 030c 	add.w	r3, r7, #12
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60bb      	str	r3, [r7, #8]
 8001dc0:	4b28      	ldr	r3, [pc, #160]	@ (8001e64 <SystemClock_Config+0xcc>)
 8001dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc4:	4a27      	ldr	r2, [pc, #156]	@ (8001e64 <SystemClock_Config+0xcc>)
 8001dc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dca:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dcc:	4b25      	ldr	r3, [pc, #148]	@ (8001e64 <SystemClock_Config+0xcc>)
 8001dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dd4:	60bb      	str	r3, [r7, #8]
 8001dd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dd8:	2300      	movs	r3, #0
 8001dda:	607b      	str	r3, [r7, #4]
 8001ddc:	4b22      	ldr	r3, [pc, #136]	@ (8001e68 <SystemClock_Config+0xd0>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a21      	ldr	r2, [pc, #132]	@ (8001e68 <SystemClock_Config+0xd0>)
 8001de2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001de6:	6013      	str	r3, [r2, #0]
 8001de8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e68 <SystemClock_Config+0xd0>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001df0:	607b      	str	r3, [r7, #4]
 8001df2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001df4:	2302      	movs	r3, #2
 8001df6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001dfc:	2310      	movs	r3, #16
 8001dfe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e00:	2302      	movs	r3, #2
 8001e02:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e04:	2300      	movs	r3, #0
 8001e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e08:	2308      	movs	r3, #8
 8001e0a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001e0c:	23c0      	movs	r3, #192	@ 0xc0
 8001e0e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001e10:	2304      	movs	r3, #4
 8001e12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001e14:	2308      	movs	r3, #8
 8001e16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e18:	f107 0320 	add.w	r3, r7, #32
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f001 f86f 	bl	8002f00 <HAL_RCC_OscConfig>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e28:	f000 f88e 	bl	8001f48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e2c:	230f      	movs	r3, #15
 8001e2e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e30:	2302      	movs	r3, #2
 8001e32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e34:	2300      	movs	r3, #0
 8001e36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e38:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e3c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e42:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e44:	f107 030c 	add.w	r3, r7, #12
 8001e48:	2103      	movs	r1, #3
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f001 fad0 	bl	80033f0 <HAL_RCC_ClockConfig>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001e56:	f000 f877 	bl	8001f48 <Error_Handler>
  }
}
 8001e5a:	bf00      	nop
 8001e5c:	3750      	adds	r7, #80	@ 0x50
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40023800 	.word	0x40023800
 8001e68:	40007000 	.word	0x40007000

08001e6c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e70:	4b11      	ldr	r3, [pc, #68]	@ (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e72:	4a12      	ldr	r2, [pc, #72]	@ (8001ebc <MX_USART1_UART_Init+0x50>)
 8001e74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001e76:	4b10      	ldr	r3, [pc, #64]	@ (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e78:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e84:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e90:	4b09      	ldr	r3, [pc, #36]	@ (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e92:	220c      	movs	r2, #12
 8001e94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e96:	4b08      	ldr	r3, [pc, #32]	@ (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e9c:	4b06      	ldr	r3, [pc, #24]	@ (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ea2:	4805      	ldr	r0, [pc, #20]	@ (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001ea4:	f001 fcc4 	bl	8003830 <HAL_UART_Init>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001eae:	f000 f84b 	bl	8001f48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001eb2:	bf00      	nop
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	20000224 	.word	0x20000224
 8001ebc:	40011000 	.word	0x40011000

08001ec0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ec4:	4b11      	ldr	r3, [pc, #68]	@ (8001f0c <MX_USART2_UART_Init+0x4c>)
 8001ec6:	4a12      	ldr	r2, [pc, #72]	@ (8001f10 <MX_USART2_UART_Init+0x50>)
 8001ec8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001eca:	4b10      	ldr	r3, [pc, #64]	@ (8001f0c <MX_USART2_UART_Init+0x4c>)
 8001ecc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001ed0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8001f0c <MX_USART2_UART_Init+0x4c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f0c <MX_USART2_UART_Init+0x4c>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ede:	4b0b      	ldr	r3, [pc, #44]	@ (8001f0c <MX_USART2_UART_Init+0x4c>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ee4:	4b09      	ldr	r3, [pc, #36]	@ (8001f0c <MX_USART2_UART_Init+0x4c>)
 8001ee6:	220c      	movs	r2, #12
 8001ee8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eea:	4b08      	ldr	r3, [pc, #32]	@ (8001f0c <MX_USART2_UART_Init+0x4c>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ef0:	4b06      	ldr	r3, [pc, #24]	@ (8001f0c <MX_USART2_UART_Init+0x4c>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ef6:	4805      	ldr	r0, [pc, #20]	@ (8001f0c <MX_USART2_UART_Init+0x4c>)
 8001ef8:	f001 fc9a 	bl	8003830 <HAL_UART_Init>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f02:	f000 f821 	bl	8001f48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	2000026c 	.word	0x2000026c
 8001f10:	40004400 	.word	0x40004400

08001f14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	607b      	str	r3, [r7, #4]
 8001f1e:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <MX_GPIO_Init+0x30>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	4a08      	ldr	r2, [pc, #32]	@ (8001f44 <MX_GPIO_Init+0x30>)
 8001f24:	f043 0301 	orr.w	r3, r3, #1
 8001f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2a:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <MX_GPIO_Init+0x30>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	607b      	str	r3, [r7, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f36:	bf00      	nop
 8001f38:	370c      	adds	r7, #12
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	40023800 	.word	0x40023800

08001f48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f4c:	b672      	cpsid	i
}
 8001f4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f50:	bf00      	nop
 8001f52:	e7fd      	b.n	8001f50 <Error_Handler+0x8>

08001f54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	607b      	str	r3, [r7, #4]
 8001f5e:	4b10      	ldr	r3, [pc, #64]	@ (8001fa0 <HAL_MspInit+0x4c>)
 8001f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f62:	4a0f      	ldr	r2, [pc, #60]	@ (8001fa0 <HAL_MspInit+0x4c>)
 8001f64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa0 <HAL_MspInit+0x4c>)
 8001f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f72:	607b      	str	r3, [r7, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	603b      	str	r3, [r7, #0]
 8001f7a:	4b09      	ldr	r3, [pc, #36]	@ (8001fa0 <HAL_MspInit+0x4c>)
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7e:	4a08      	ldr	r2, [pc, #32]	@ (8001fa0 <HAL_MspInit+0x4c>)
 8001f80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f84:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f86:	4b06      	ldr	r3, [pc, #24]	@ (8001fa0 <HAL_MspInit+0x4c>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f8e:	603b      	str	r3, [r7, #0]
 8001f90:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f92:	2007      	movs	r0, #7
 8001f94:	f000 fd5c 	bl	8002a50 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f98:	bf00      	nop
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40023800 	.word	0x40023800

08001fa4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08c      	sub	sp, #48	@ 0x30
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fac:	f107 031c 	add.w	r3, r7, #28
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a36      	ldr	r2, [pc, #216]	@ (800209c <HAL_UART_MspInit+0xf8>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d135      	bne.n	8002032 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61bb      	str	r3, [r7, #24]
 8001fca:	4b35      	ldr	r3, [pc, #212]	@ (80020a0 <HAL_UART_MspInit+0xfc>)
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fce:	4a34      	ldr	r2, [pc, #208]	@ (80020a0 <HAL_UART_MspInit+0xfc>)
 8001fd0:	f043 0310 	orr.w	r3, r3, #16
 8001fd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fd6:	4b32      	ldr	r3, [pc, #200]	@ (80020a0 <HAL_UART_MspInit+0xfc>)
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fda:	f003 0310 	and.w	r3, r3, #16
 8001fde:	61bb      	str	r3, [r7, #24]
 8001fe0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	617b      	str	r3, [r7, #20]
 8001fe6:	4b2e      	ldr	r3, [pc, #184]	@ (80020a0 <HAL_UART_MspInit+0xfc>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fea:	4a2d      	ldr	r2, [pc, #180]	@ (80020a0 <HAL_UART_MspInit+0xfc>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ff2:	4b2b      	ldr	r3, [pc, #172]	@ (80020a0 <HAL_UART_MspInit+0xfc>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	617b      	str	r3, [r7, #20]
 8001ffc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001ffe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002002:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002004:	2302      	movs	r3, #2
 8002006:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200c:	2303      	movs	r3, #3
 800200e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002010:	2307      	movs	r3, #7
 8002012:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002014:	f107 031c 	add.w	r3, r7, #28
 8002018:	4619      	mov	r1, r3
 800201a:	4822      	ldr	r0, [pc, #136]	@ (80020a4 <HAL_UART_MspInit+0x100>)
 800201c:	f000 fdec 	bl	8002bf8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002020:	2200      	movs	r2, #0
 8002022:	2100      	movs	r1, #0
 8002024:	2025      	movs	r0, #37	@ 0x25
 8002026:	f000 fd1e 	bl	8002a66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800202a:	2025      	movs	r0, #37	@ 0x25
 800202c:	f000 fd37 	bl	8002a9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002030:	e030      	b.n	8002094 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a1c      	ldr	r2, [pc, #112]	@ (80020a8 <HAL_UART_MspInit+0x104>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d12b      	bne.n	8002094 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800203c:	2300      	movs	r3, #0
 800203e:	613b      	str	r3, [r7, #16]
 8002040:	4b17      	ldr	r3, [pc, #92]	@ (80020a0 <HAL_UART_MspInit+0xfc>)
 8002042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002044:	4a16      	ldr	r2, [pc, #88]	@ (80020a0 <HAL_UART_MspInit+0xfc>)
 8002046:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800204a:	6413      	str	r3, [r2, #64]	@ 0x40
 800204c:	4b14      	ldr	r3, [pc, #80]	@ (80020a0 <HAL_UART_MspInit+0xfc>)
 800204e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002050:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002054:	613b      	str	r3, [r7, #16]
 8002056:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002058:	2300      	movs	r3, #0
 800205a:	60fb      	str	r3, [r7, #12]
 800205c:	4b10      	ldr	r3, [pc, #64]	@ (80020a0 <HAL_UART_MspInit+0xfc>)
 800205e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002060:	4a0f      	ldr	r2, [pc, #60]	@ (80020a0 <HAL_UART_MspInit+0xfc>)
 8002062:	f043 0301 	orr.w	r3, r3, #1
 8002066:	6313      	str	r3, [r2, #48]	@ 0x30
 8002068:	4b0d      	ldr	r3, [pc, #52]	@ (80020a0 <HAL_UART_MspInit+0xfc>)
 800206a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002074:	230c      	movs	r3, #12
 8002076:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002078:	2302      	movs	r3, #2
 800207a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002080:	2303      	movs	r3, #3
 8002082:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002084:	2307      	movs	r3, #7
 8002086:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002088:	f107 031c 	add.w	r3, r7, #28
 800208c:	4619      	mov	r1, r3
 800208e:	4805      	ldr	r0, [pc, #20]	@ (80020a4 <HAL_UART_MspInit+0x100>)
 8002090:	f000 fdb2 	bl	8002bf8 <HAL_GPIO_Init>
}
 8002094:	bf00      	nop
 8002096:	3730      	adds	r7, #48	@ 0x30
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	40011000 	.word	0x40011000
 80020a0:	40023800 	.word	0x40023800
 80020a4:	40020000 	.word	0x40020000
 80020a8:	40004400 	.word	0x40004400

080020ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020b0:	bf00      	nop
 80020b2:	e7fd      	b.n	80020b0 <NMI_Handler+0x4>

080020b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020b8:	bf00      	nop
 80020ba:	e7fd      	b.n	80020b8 <HardFault_Handler+0x4>

080020bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020c0:	bf00      	nop
 80020c2:	e7fd      	b.n	80020c0 <MemManage_Handler+0x4>

080020c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020c8:	bf00      	nop
 80020ca:	e7fd      	b.n	80020c8 <BusFault_Handler+0x4>

080020cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020d0:	bf00      	nop
 80020d2:	e7fd      	b.n	80020d0 <UsageFault_Handler+0x4>

080020d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020d8:	bf00      	nop
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr

080020e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020e6:	bf00      	nop
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020f4:	bf00      	nop
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
	...

08002100 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if (timeout > 0)  timeout--;
 8002104:	4b0b      	ldr	r3, [pc, #44]	@ (8002134 <SysTick_Handler+0x34>)
 8002106:	881b      	ldrh	r3, [r3, #0]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d005      	beq.n	8002118 <SysTick_Handler+0x18>
 800210c:	4b09      	ldr	r3, [pc, #36]	@ (8002134 <SysTick_Handler+0x34>)
 800210e:	881b      	ldrh	r3, [r3, #0]
 8002110:	3b01      	subs	r3, #1
 8002112:	b29a      	uxth	r2, r3
 8002114:	4b07      	ldr	r3, [pc, #28]	@ (8002134 <SysTick_Handler+0x34>)
 8002116:	801a      	strh	r2, [r3, #0]
  if (VCCTimeout>0) VCCTimeout--;
 8002118:	4b07      	ldr	r3, [pc, #28]	@ (8002138 <SysTick_Handler+0x38>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2b00      	cmp	r3, #0
 800211e:	dd04      	ble.n	800212a <SysTick_Handler+0x2a>
 8002120:	4b05      	ldr	r3, [pc, #20]	@ (8002138 <SysTick_Handler+0x38>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	3b01      	subs	r3, #1
 8002126:	4a04      	ldr	r2, [pc, #16]	@ (8002138 <SysTick_Handler+0x38>)
 8002128:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800212a:	f000 fb7d 	bl	8002828 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	2000039c 	.word	0x2000039c
 8002138:	2000000c 	.word	0x2000000c

0800213c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
   Uart_isr(&huart1);
 8002140:	4803      	ldr	r0, [pc, #12]	@ (8002150 <USART1_IRQHandler+0x14>)
 8002142:	f000 fa97 	bl	8002674 <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002146:	4802      	ldr	r0, [pc, #8]	@ (8002150 <USART1_IRQHandler+0x14>)
 8002148:	f001 fc4e 	bl	80039e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800214c:	bf00      	nop
 800214e:	bd80      	pop	{r7, pc}
 8002150:	20000224 	.word	0x20000224

08002154 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
  return 1;
 8002158:	2301      	movs	r3, #1
}
 800215a:	4618      	mov	r0, r3
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr

08002164 <_kill>:

int _kill(int pid, int sig)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800216e:	f003 f9b9 	bl	80054e4 <__errno>
 8002172:	4603      	mov	r3, r0
 8002174:	2216      	movs	r2, #22
 8002176:	601a      	str	r2, [r3, #0]
  return -1;
 8002178:	f04f 33ff 	mov.w	r3, #4294967295
}
 800217c:	4618      	mov	r0, r3
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <_exit>:

void _exit (int status)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800218c:	f04f 31ff 	mov.w	r1, #4294967295
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f7ff ffe7 	bl	8002164 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002196:	bf00      	nop
 8002198:	e7fd      	b.n	8002196 <_exit+0x12>

0800219a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b086      	sub	sp, #24
 800219e:	af00      	add	r7, sp, #0
 80021a0:	60f8      	str	r0, [r7, #12]
 80021a2:	60b9      	str	r1, [r7, #8]
 80021a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a6:	2300      	movs	r3, #0
 80021a8:	617b      	str	r3, [r7, #20]
 80021aa:	e00a      	b.n	80021c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021ac:	f3af 8000 	nop.w
 80021b0:	4601      	mov	r1, r0
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	1c5a      	adds	r2, r3, #1
 80021b6:	60ba      	str	r2, [r7, #8]
 80021b8:	b2ca      	uxtb	r2, r1
 80021ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	3301      	adds	r3, #1
 80021c0:	617b      	str	r3, [r7, #20]
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	dbf0      	blt.n	80021ac <_read+0x12>
  }

  return len;
 80021ca:	687b      	ldr	r3, [r7, #4]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3718      	adds	r7, #24
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]
 80021e4:	e009      	b.n	80021fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	1c5a      	adds	r2, r3, #1
 80021ea:	60ba      	str	r2, [r7, #8]
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	3301      	adds	r3, #1
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	697a      	ldr	r2, [r7, #20]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	429a      	cmp	r2, r3
 8002200:	dbf1      	blt.n	80021e6 <_write+0x12>
  }
  return len;
 8002202:	687b      	ldr	r3, [r7, #4]
}
 8002204:	4618      	mov	r0, r3
 8002206:	3718      	adds	r7, #24
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <_close>:

int _close(int file)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002214:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002218:	4618      	mov	r0, r3
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002234:	605a      	str	r2, [r3, #4]
  return 0;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <_isatty>:

int _isatty(int file)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800224c:	2301      	movs	r3, #1
}
 800224e:	4618      	mov	r0, r3
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr

0800225a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800225a:	b480      	push	{r7}
 800225c:	b085      	sub	sp, #20
 800225e:	af00      	add	r7, sp, #0
 8002260:	60f8      	str	r0, [r7, #12]
 8002262:	60b9      	str	r1, [r7, #8]
 8002264:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800227c:	4a14      	ldr	r2, [pc, #80]	@ (80022d0 <_sbrk+0x5c>)
 800227e:	4b15      	ldr	r3, [pc, #84]	@ (80022d4 <_sbrk+0x60>)
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002288:	4b13      	ldr	r3, [pc, #76]	@ (80022d8 <_sbrk+0x64>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d102      	bne.n	8002296 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002290:	4b11      	ldr	r3, [pc, #68]	@ (80022d8 <_sbrk+0x64>)
 8002292:	4a12      	ldr	r2, [pc, #72]	@ (80022dc <_sbrk+0x68>)
 8002294:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002296:	4b10      	ldr	r3, [pc, #64]	@ (80022d8 <_sbrk+0x64>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4413      	add	r3, r2
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d207      	bcs.n	80022b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022a4:	f003 f91e 	bl	80054e4 <__errno>
 80022a8:	4603      	mov	r3, r0
 80022aa:	220c      	movs	r2, #12
 80022ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022ae:	f04f 33ff 	mov.w	r3, #4294967295
 80022b2:	e009      	b.n	80022c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022b4:	4b08      	ldr	r3, [pc, #32]	@ (80022d8 <_sbrk+0x64>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022ba:	4b07      	ldr	r3, [pc, #28]	@ (80022d8 <_sbrk+0x64>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4413      	add	r3, r2
 80022c2:	4a05      	ldr	r2, [pc, #20]	@ (80022d8 <_sbrk+0x64>)
 80022c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022c6:	68fb      	ldr	r3, [r7, #12]
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3718      	adds	r7, #24
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	20020000 	.word	0x20020000
 80022d4:	00000400 	.word	0x00000400
 80022d8:	20000398 	.word	0x20000398
 80022dc:	20000908 	.word	0x20000908

080022e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022e4:	4b06      	ldr	r3, [pc, #24]	@ (8002300 <SystemInit+0x20>)
 80022e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ea:	4a05      	ldr	r2, [pc, #20]	@ (8002300 <SystemInit+0x20>)
 80022ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022f4:	bf00      	nop
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 8002308:	4b0d      	ldr	r3, [pc, #52]	@ (8002340 <Ringbuf_init+0x3c>)
 800230a:	4a0e      	ldr	r2, [pc, #56]	@ (8002344 <Ringbuf_init+0x40>)
 800230c:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 800230e:	4b0e      	ldr	r3, [pc, #56]	@ (8002348 <Ringbuf_init+0x44>)
 8002310:	4a0e      	ldr	r2, [pc, #56]	@ (800234c <Ringbuf_init+0x48>)
 8002312:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 8002314:	4b0e      	ldr	r3, [pc, #56]	@ (8002350 <Ringbuf_init+0x4c>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	695a      	ldr	r2, [r3, #20]
 800231a:	4b0d      	ldr	r3, [pc, #52]	@ (8002350 <Ringbuf_init+0x4c>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f042 0201 	orr.w	r2, r2, #1
 8002322:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8002324:	4b0a      	ldr	r3, [pc, #40]	@ (8002350 <Ringbuf_init+0x4c>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	68da      	ldr	r2, [r3, #12]
 800232a:	4b09      	ldr	r3, [pc, #36]	@ (8002350 <Ringbuf_init+0x4c>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 0220 	orr.w	r2, r2, #32
 8002332:	60da      	str	r2, [r3, #12]
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	200007b0 	.word	0x200007b0
 8002344:	200003a0 	.word	0x200003a0
 8002348:	200007b4 	.word	0x200007b4
 800234c:	200005a8 	.word	0x200005a8
 8002350:	20000224 	.word	0x20000224

08002354 <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	6039      	str	r1, [r7, #0]
 800235e:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002366:	3301      	adds	r3, #1
 8002368:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800236c:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	429a      	cmp	r2, r3
 8002378:	d009      	beq.n	800238e <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002380:	683a      	ldr	r2, [r7, #0]
 8002382:	79f9      	ldrb	r1, [r7, #7]
 8002384:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8002386:	68fa      	ldr	r2, [r7, #12]
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
  }
}
 800238e:	bf00      	nop
 8002390:	3714      	adds	r7, #20
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
	...

0800239c <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 80023a2:	4b13      	ldr	r3, [pc, #76]	@ (80023f0 <Uart_read+0x54>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80023aa:	4b11      	ldr	r3, [pc, #68]	@ (80023f0 <Uart_read+0x54>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d102      	bne.n	80023bc <Uart_read+0x20>
  {
    return -1;
 80023b6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ba:	e013      	b.n	80023e4 <Uart_read+0x48>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 80023bc:	4b0c      	ldr	r3, [pc, #48]	@ (80023f0 <Uart_read+0x54>)
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <Uart_read+0x54>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80023c8:	5cd3      	ldrb	r3, [r2, r3]
 80023ca:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 80023cc:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <Uart_read+0x54>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80023d4:	1c5a      	adds	r2, r3, #1
 80023d6:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <Uart_read+0x54>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023de:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    return c;
 80023e2:	79fb      	ldrb	r3, [r7, #7]
  }
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	200007b0 	.word	0x200007b0

080023f4 <IsDataAvailable>:
}

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 80023f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002424 <IsDataAvailable+0x30>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002400:	b29a      	uxth	r2, r3
 8002402:	4b08      	ldr	r3, [pc, #32]	@ (8002424 <IsDataAvailable+0x30>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800240a:	b29b      	uxth	r3, r3
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	b29b      	uxth	r3, r3
 8002410:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002414:	b29b      	uxth	r3, r3
 8002416:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800241a:	4618      	mov	r0, r3
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr
 8002424:	200007b0 	.word	0x200007b0

08002428 <Uart_peek>:
	_rx_buffer->head = 0;
	_rx_buffer->tail = 0;
}

int Uart_peek()
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 800242c:	4b0c      	ldr	r3, [pc, #48]	@ (8002460 <Uart_peek+0x38>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002434:	4b0a      	ldr	r3, [pc, #40]	@ (8002460 <Uart_peek+0x38>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800243c:	429a      	cmp	r2, r3
 800243e:	d102      	bne.n	8002446 <Uart_peek+0x1e>
  {
    return -1;
 8002440:	f04f 33ff 	mov.w	r3, #4294967295
 8002444:	e006      	b.n	8002454 <Uart_peek+0x2c>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 8002446:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <Uart_peek+0x38>)
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	4b05      	ldr	r3, [pc, #20]	@ (8002460 <Uart_peek+0x38>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8002452:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8002454:	4618      	mov	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	200007b0 	.word	0x200007b0

08002464 <Copy_upto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 * Use it either after (IsDataAvailable) or after (Wait_for) functions
 */
int Copy_upto (char *string, char *buffertocopyinto)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
	int so_far =0;
 800246e:	2300      	movs	r3, #0
 8002470:	617b      	str	r3, [r7, #20]
	int len = strlen (string);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7fd ff04 	bl	8000280 <strlen>
 8002478:	4603      	mov	r3, r0
 800247a:	60fb      	str	r3, [r7, #12]
	int indx = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	613b      	str	r3, [r7, #16]

again:
	while (Uart_peek() != string[so_far])
 8002480:	e01e      	b.n	80024c0 <Copy_upto+0x5c>
		{
			buffertocopyinto[indx] = _rx_buffer->buffer[_rx_buffer->tail];
 8002482:	4b36      	ldr	r3, [pc, #216]	@ (800255c <Copy_upto+0xf8>)
 8002484:	6819      	ldr	r1, [r3, #0]
 8002486:	4b35      	ldr	r3, [pc, #212]	@ (800255c <Copy_upto+0xf8>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	6838      	ldr	r0, [r7, #0]
 8002492:	4403      	add	r3, r0
 8002494:	5c8a      	ldrb	r2, [r1, r2]
 8002496:	701a      	strb	r2, [r3, #0]
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8002498:	4b30      	ldr	r3, [pc, #192]	@ (800255c <Copy_upto+0xf8>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80024a0:	1c5a      	adds	r2, r3, #1
 80024a2:	4b2e      	ldr	r3, [pc, #184]	@ (800255c <Copy_upto+0xf8>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024aa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
			indx++;
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	3301      	adds	r3, #1
 80024b2:	613b      	str	r3, [r7, #16]
			while (!IsDataAvailable());
 80024b4:	bf00      	nop
 80024b6:	f7ff ff9d 	bl	80023f4 <IsDataAvailable>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d0fa      	beq.n	80024b6 <Copy_upto+0x52>
	while (Uart_peek() != string[so_far])
 80024c0:	f7ff ffb2 	bl	8002428 <Uart_peek>
 80024c4:	4601      	mov	r1, r0
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	4413      	add	r3, r2
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	4299      	cmp	r1, r3
 80024d0:	d1d7      	bne.n	8002482 <Copy_upto+0x1e>

		}
	while (Uart_peek() == string [so_far])
 80024d2:	e027      	b.n	8002524 <Copy_upto+0xc0>
	{
		so_far++;
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	3301      	adds	r3, #1
 80024d8:	617b      	str	r3, [r7, #20]
		buffertocopyinto[indx++] = Uart_read();
 80024da:	f7ff ff5f 	bl	800239c <Uart_read>
 80024de:	4601      	mov	r1, r0
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	1c5a      	adds	r2, r3, #1
 80024e4:	613a      	str	r2, [r7, #16]
 80024e6:	461a      	mov	r2, r3
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	4413      	add	r3, r2
 80024ec:	b2ca      	uxtb	r2, r1
 80024ee:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 80024f0:	697a      	ldr	r2, [r7, #20]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d101      	bne.n	80024fc <Copy_upto+0x98>
 80024f8:	2301      	movs	r3, #1
 80024fa:	e02a      	b.n	8002552 <Copy_upto+0xee>
		timeout = TIMEOUT_DEF;
 80024fc:	4b18      	ldr	r3, [pc, #96]	@ (8002560 <Copy_upto+0xfc>)
 80024fe:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002502:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 8002504:	bf00      	nop
 8002506:	f7ff ff75 	bl	80023f4 <IsDataAvailable>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d103      	bne.n	8002518 <Copy_upto+0xb4>
 8002510:	4b13      	ldr	r3, [pc, #76]	@ (8002560 <Copy_upto+0xfc>)
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d1f6      	bne.n	8002506 <Copy_upto+0xa2>
		if (timeout == 0) return 0;
 8002518:	4b11      	ldr	r3, [pc, #68]	@ (8002560 <Copy_upto+0xfc>)
 800251a:	881b      	ldrh	r3, [r3, #0]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <Copy_upto+0xc0>
 8002520:	2300      	movs	r3, #0
 8002522:	e016      	b.n	8002552 <Copy_upto+0xee>
	while (Uart_peek() == string [so_far])
 8002524:	f7ff ff80 	bl	8002428 <Uart_peek>
 8002528:	4601      	mov	r1, r0
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	4413      	add	r3, r2
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	4299      	cmp	r1, r3
 8002534:	d0ce      	beq.n	80024d4 <Copy_upto+0x70>
	}

	if (so_far != len)
 8002536:	697a      	ldr	r2, [r7, #20]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	429a      	cmp	r2, r3
 800253c:	d002      	beq.n	8002544 <Copy_upto+0xe0>
	{
		so_far = 0;
 800253e:	2300      	movs	r3, #0
 8002540:	617b      	str	r3, [r7, #20]
		goto again;
 8002542:	e79d      	b.n	8002480 <Copy_upto+0x1c>
	}

	if (so_far == len) return 1;
 8002544:	697a      	ldr	r2, [r7, #20]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	429a      	cmp	r2, r3
 800254a:	d101      	bne.n	8002550 <Copy_upto+0xec>
 800254c:	2301      	movs	r3, #1
 800254e:	e000      	b.n	8002552 <Copy_upto+0xee>
	else return 0;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3718      	adds	r7, #24
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	200007b0 	.word	0x200007b0
 8002560:	2000039c 	.word	0x2000039c

08002564 <Wait_for>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 */
// added timeout feature so the function won't block the processing of the other functions
int Wait_for (char *string)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
	int so_far =0;
 800256c:	2300      	movs	r3, #0
 800256e:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f7fd fe85 	bl	8000280 <strlen>
 8002576:	4603      	mov	r3, r0
 8002578:	60bb      	str	r3, [r7, #8]

again:
	timeout = TIMEOUT_DEF;
 800257a:	4b3c      	ldr	r3, [pc, #240]	@ (800266c <Wait_for+0x108>)
 800257c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002580:	801a      	strh	r2, [r3, #0]
	while ((!IsDataAvailable())&&timeout);  // let's wait for the data to show up
 8002582:	bf00      	nop
 8002584:	f7ff ff36 	bl	80023f4 <IsDataAvailable>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d103      	bne.n	8002596 <Wait_for+0x32>
 800258e:	4b37      	ldr	r3, [pc, #220]	@ (800266c <Wait_for+0x108>)
 8002590:	881b      	ldrh	r3, [r3, #0]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f6      	bne.n	8002584 <Wait_for+0x20>
	if (timeout == 0) return 0;
 8002596:	4b35      	ldr	r3, [pc, #212]	@ (800266c <Wait_for+0x108>)
 8002598:	881b      	ldrh	r3, [r3, #0]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d119      	bne.n	80025d2 <Wait_for+0x6e>
 800259e:	2300      	movs	r3, #0
 80025a0:	e060      	b.n	8002664 <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
	{
		if (_rx_buffer->tail != _rx_buffer->head)
 80025a2:	4b33      	ldr	r3, [pc, #204]	@ (8002670 <Wait_for+0x10c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80025aa:	4b31      	ldr	r3, [pc, #196]	@ (8002670 <Wait_for+0x10c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d00b      	beq.n	80025ce <Wait_for+0x6a>
		{
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 80025b6:	4b2e      	ldr	r3, [pc, #184]	@ (8002670 <Wait_for+0x10c>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80025be:	1c5a      	adds	r2, r3, #1
 80025c0:	4b2b      	ldr	r3, [pc, #172]	@ (8002670 <Wait_for+0x10c>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025c8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80025cc:	e001      	b.n	80025d2 <Wait_for+0x6e>
		}

		else
		{
			return 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	e048      	b.n	8002664 <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 80025d2:	f7ff ff29 	bl	8002428 <Uart_peek>
 80025d6:	4601      	mov	r1, r0
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	4413      	add	r3, r2
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	4299      	cmp	r1, r3
 80025e2:	d1de      	bne.n	80025a2 <Wait_for+0x3e>
		}
	}
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 80025e4:	e027      	b.n	8002636 <Wait_for+0xd2>
	{
		// now we will peek for the other letters too
		so_far++;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	3301      	adds	r3, #1
 80025ea:	60fb      	str	r3, [r7, #12]
		_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 80025ec:	4b20      	ldr	r3, [pc, #128]	@ (8002670 <Wait_for+0x10c>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80025f4:	1c5a      	adds	r2, r3, #1
 80025f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002670 <Wait_for+0x10c>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025fe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
		if (so_far == len) return 1;
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	429a      	cmp	r2, r3
 8002608:	d101      	bne.n	800260e <Wait_for+0xaa>
 800260a:	2301      	movs	r3, #1
 800260c:	e02a      	b.n	8002664 <Wait_for+0x100>
		timeout = TIMEOUT_DEF;
 800260e:	4b17      	ldr	r3, [pc, #92]	@ (800266c <Wait_for+0x108>)
 8002610:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002614:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 8002616:	bf00      	nop
 8002618:	f7ff feec 	bl	80023f4 <IsDataAvailable>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d103      	bne.n	800262a <Wait_for+0xc6>
 8002622:	4b12      	ldr	r3, [pc, #72]	@ (800266c <Wait_for+0x108>)
 8002624:	881b      	ldrh	r3, [r3, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f6      	bne.n	8002618 <Wait_for+0xb4>
		if (timeout == 0) return 0;
 800262a:	4b10      	ldr	r3, [pc, #64]	@ (800266c <Wait_for+0x108>)
 800262c:	881b      	ldrh	r3, [r3, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <Wait_for+0xd2>
 8002632:	2300      	movs	r3, #0
 8002634:	e016      	b.n	8002664 <Wait_for+0x100>
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8002636:	f7ff fef7 	bl	8002428 <Uart_peek>
 800263a:	4601      	mov	r1, r0
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	4413      	add	r3, r2
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	4299      	cmp	r1, r3
 8002646:	d0ce      	beq.n	80025e6 <Wait_for+0x82>
	}

	if (so_far != len)
 8002648:	68fa      	ldr	r2, [r7, #12]
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	429a      	cmp	r2, r3
 800264e:	d002      	beq.n	8002656 <Wait_for+0xf2>
	{
		so_far = 0;
 8002650:	2300      	movs	r3, #0
 8002652:	60fb      	str	r3, [r7, #12]
		goto again;
 8002654:	e791      	b.n	800257a <Wait_for+0x16>
	}

	if (so_far == len) return 1;
 8002656:	68fa      	ldr	r2, [r7, #12]
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	429a      	cmp	r2, r3
 800265c:	d101      	bne.n	8002662 <Wait_for+0xfe>
 800265e:	2301      	movs	r3, #1
 8002660:	e000      	b.n	8002664 <Wait_for+0x100>
	else return 0;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3710      	adds	r7, #16
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	2000039c 	.word	0x2000039c
 8002670:	200007b0 	.word	0x200007b0

08002674 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	f003 0320 	and.w	r3, r3, #32
 8002692:	2b00      	cmp	r3, #0
 8002694:	d013      	beq.n	80026be <Uart_isr+0x4a>
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	f003 0320 	and.w	r3, r3, #32
 800269c:	2b00      	cmp	r3, #0
 800269e:	d00e      	beq.n	80026be <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 80026ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002728 <Uart_isr+0xb4>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
 80026b4:	4611      	mov	r1, r2
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff fe4c 	bl	8002354 <store_char>
        return;
 80026bc:	e031      	b.n	8002722 <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d02c      	beq.n	8002722 <Uart_isr+0xae>
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d027      	beq.n	8002722 <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 80026d2:	4b16      	ldr	r3, [pc, #88]	@ (800272c <Uart_isr+0xb8>)
 80026d4:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80026d8:	4b14      	ldr	r3, [pc, #80]	@ (800272c <Uart_isr+0xb8>)
 80026da:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80026de:	429a      	cmp	r2, r3
 80026e0:	d108      	bne.n	80026f4 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68da      	ldr	r2, [r3, #12]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026f0:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 80026f2:	e015      	b.n	8002720 <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 80026f4:	4b0d      	ldr	r3, [pc, #52]	@ (800272c <Uart_isr+0xb8>)
 80026f6:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80026fa:	4a0c      	ldr	r2, [pc, #48]	@ (800272c <Uart_isr+0xb8>)
 80026fc:	5cd3      	ldrb	r3, [r2, r3]
 80026fe:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8002700:	4b0a      	ldr	r3, [pc, #40]	@ (800272c <Uart_isr+0xb8>)
 8002702:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8002706:	3301      	adds	r3, #1
 8002708:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800270c:	4a07      	ldr	r2, [pc, #28]	@ (800272c <Uart_isr+0xb8>)
 800270e:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    	      huart->Instance->SR;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	7bba      	ldrb	r2, [r7, #14]
 800271e:	605a      	str	r2, [r3, #4]
    	return;
 8002720:	bf00      	nop
    }
}
 8002722:	3718      	adds	r7, #24
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	200007b0 	.word	0x200007b0
 800272c:	200005a8 	.word	0x200005a8

08002730 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002730:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002768 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002734:	f7ff fdd4 	bl	80022e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002738:	480c      	ldr	r0, [pc, #48]	@ (800276c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800273a:	490d      	ldr	r1, [pc, #52]	@ (8002770 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800273c:	4a0d      	ldr	r2, [pc, #52]	@ (8002774 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800273e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002740:	e002      	b.n	8002748 <LoopCopyDataInit>

08002742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002746:	3304      	adds	r3, #4

08002748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800274a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800274c:	d3f9      	bcc.n	8002742 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800274e:	4a0a      	ldr	r2, [pc, #40]	@ (8002778 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002750:	4c0a      	ldr	r4, [pc, #40]	@ (800277c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002754:	e001      	b.n	800275a <LoopFillZerobss>

08002756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002758:	3204      	adds	r2, #4

0800275a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800275a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800275c:	d3fb      	bcc.n	8002756 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800275e:	f002 fec7 	bl	80054f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002762:	f7ff fb01 	bl	8001d68 <main>
  bx  lr    
 8002766:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002768:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800276c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002770:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002774:	08009610 	.word	0x08009610
  ldr r2, =_sbss
 8002778:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 800277c:	20000908 	.word	0x20000908

08002780 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002780:	e7fe      	b.n	8002780 <ADC_IRQHandler>
	...

08002784 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002788:	4b0e      	ldr	r3, [pc, #56]	@ (80027c4 <HAL_Init+0x40>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a0d      	ldr	r2, [pc, #52]	@ (80027c4 <HAL_Init+0x40>)
 800278e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002792:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002794:	4b0b      	ldr	r3, [pc, #44]	@ (80027c4 <HAL_Init+0x40>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a0a      	ldr	r2, [pc, #40]	@ (80027c4 <HAL_Init+0x40>)
 800279a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800279e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027a0:	4b08      	ldr	r3, [pc, #32]	@ (80027c4 <HAL_Init+0x40>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a07      	ldr	r2, [pc, #28]	@ (80027c4 <HAL_Init+0x40>)
 80027a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027ac:	2003      	movs	r0, #3
 80027ae:	f000 f94f 	bl	8002a50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027b2:	2000      	movs	r0, #0
 80027b4:	f000 f808 	bl	80027c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027b8:	f7ff fbcc 	bl	8001f54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40023c00 	.word	0x40023c00

080027c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027d0:	4b12      	ldr	r3, [pc, #72]	@ (800281c <HAL_InitTick+0x54>)
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	4b12      	ldr	r3, [pc, #72]	@ (8002820 <HAL_InitTick+0x58>)
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	4619      	mov	r1, r3
 80027da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027de:	fbb3 f3f1 	udiv	r3, r3, r1
 80027e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027e6:	4618      	mov	r0, r3
 80027e8:	f000 f967 	bl	8002aba <HAL_SYSTICK_Config>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e00e      	b.n	8002814 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2b0f      	cmp	r3, #15
 80027fa:	d80a      	bhi.n	8002812 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027fc:	2200      	movs	r2, #0
 80027fe:	6879      	ldr	r1, [r7, #4]
 8002800:	f04f 30ff 	mov.w	r0, #4294967295
 8002804:	f000 f92f 	bl	8002a66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002808:	4a06      	ldr	r2, [pc, #24]	@ (8002824 <HAL_InitTick+0x5c>)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800280e:	2300      	movs	r3, #0
 8002810:	e000      	b.n	8002814 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
}
 8002814:	4618      	mov	r0, r3
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20000010 	.word	0x20000010
 8002820:	20000018 	.word	0x20000018
 8002824:	20000014 	.word	0x20000014

08002828 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800282c:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <HAL_IncTick+0x20>)
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	461a      	mov	r2, r3
 8002832:	4b06      	ldr	r3, [pc, #24]	@ (800284c <HAL_IncTick+0x24>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4413      	add	r3, r2
 8002838:	4a04      	ldr	r2, [pc, #16]	@ (800284c <HAL_IncTick+0x24>)
 800283a:	6013      	str	r3, [r2, #0]
}
 800283c:	bf00      	nop
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	20000018 	.word	0x20000018
 800284c:	200007b8 	.word	0x200007b8

08002850 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  return uwTick;
 8002854:	4b03      	ldr	r3, [pc, #12]	@ (8002864 <HAL_GetTick+0x14>)
 8002856:	681b      	ldr	r3, [r3, #0]
}
 8002858:	4618      	mov	r0, r3
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	200007b8 	.word	0x200007b8

08002868 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002870:	f7ff ffee 	bl	8002850 <HAL_GetTick>
 8002874:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002880:	d005      	beq.n	800288e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002882:	4b0a      	ldr	r3, [pc, #40]	@ (80028ac <HAL_Delay+0x44>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	461a      	mov	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	4413      	add	r3, r2
 800288c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800288e:	bf00      	nop
 8002890:	f7ff ffde 	bl	8002850 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	68fa      	ldr	r2, [r7, #12]
 800289c:	429a      	cmp	r2, r3
 800289e:	d8f7      	bhi.n	8002890 <HAL_Delay+0x28>
  {
  }
}
 80028a0:	bf00      	nop
 80028a2:	bf00      	nop
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	20000018 	.word	0x20000018

080028b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f003 0307 	and.w	r3, r3, #7
 80028be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028c0:	4b0c      	ldr	r3, [pc, #48]	@ (80028f4 <__NVIC_SetPriorityGrouping+0x44>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028c6:	68ba      	ldr	r2, [r7, #8]
 80028c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028cc:	4013      	ands	r3, r2
 80028ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028e2:	4a04      	ldr	r2, [pc, #16]	@ (80028f4 <__NVIC_SetPriorityGrouping+0x44>)
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	60d3      	str	r3, [r2, #12]
}
 80028e8:	bf00      	nop
 80028ea:	3714      	adds	r7, #20
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	e000ed00 	.word	0xe000ed00

080028f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028fc:	4b04      	ldr	r3, [pc, #16]	@ (8002910 <__NVIC_GetPriorityGrouping+0x18>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	0a1b      	lsrs	r3, r3, #8
 8002902:	f003 0307 	and.w	r3, r3, #7
}
 8002906:	4618      	mov	r0, r3
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	e000ed00 	.word	0xe000ed00

08002914 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800291e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002922:	2b00      	cmp	r3, #0
 8002924:	db0b      	blt.n	800293e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002926:	79fb      	ldrb	r3, [r7, #7]
 8002928:	f003 021f 	and.w	r2, r3, #31
 800292c:	4907      	ldr	r1, [pc, #28]	@ (800294c <__NVIC_EnableIRQ+0x38>)
 800292e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002932:	095b      	lsrs	r3, r3, #5
 8002934:	2001      	movs	r0, #1
 8002936:	fa00 f202 	lsl.w	r2, r0, r2
 800293a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800293e:	bf00      	nop
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	e000e100 	.word	0xe000e100

08002950 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	6039      	str	r1, [r7, #0]
 800295a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800295c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002960:	2b00      	cmp	r3, #0
 8002962:	db0a      	blt.n	800297a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	b2da      	uxtb	r2, r3
 8002968:	490c      	ldr	r1, [pc, #48]	@ (800299c <__NVIC_SetPriority+0x4c>)
 800296a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296e:	0112      	lsls	r2, r2, #4
 8002970:	b2d2      	uxtb	r2, r2
 8002972:	440b      	add	r3, r1
 8002974:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002978:	e00a      	b.n	8002990 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	b2da      	uxtb	r2, r3
 800297e:	4908      	ldr	r1, [pc, #32]	@ (80029a0 <__NVIC_SetPriority+0x50>)
 8002980:	79fb      	ldrb	r3, [r7, #7]
 8002982:	f003 030f 	and.w	r3, r3, #15
 8002986:	3b04      	subs	r3, #4
 8002988:	0112      	lsls	r2, r2, #4
 800298a:	b2d2      	uxtb	r2, r2
 800298c:	440b      	add	r3, r1
 800298e:	761a      	strb	r2, [r3, #24]
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	e000e100 	.word	0xe000e100
 80029a0:	e000ed00 	.word	0xe000ed00

080029a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b089      	sub	sp, #36	@ 0x24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	f1c3 0307 	rsb	r3, r3, #7
 80029be:	2b04      	cmp	r3, #4
 80029c0:	bf28      	it	cs
 80029c2:	2304      	movcs	r3, #4
 80029c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	3304      	adds	r3, #4
 80029ca:	2b06      	cmp	r3, #6
 80029cc:	d902      	bls.n	80029d4 <NVIC_EncodePriority+0x30>
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	3b03      	subs	r3, #3
 80029d2:	e000      	b.n	80029d6 <NVIC_EncodePriority+0x32>
 80029d4:	2300      	movs	r3, #0
 80029d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d8:	f04f 32ff 	mov.w	r2, #4294967295
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	fa02 f303 	lsl.w	r3, r2, r3
 80029e2:	43da      	mvns	r2, r3
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	401a      	ands	r2, r3
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029ec:	f04f 31ff 	mov.w	r1, #4294967295
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	fa01 f303 	lsl.w	r3, r1, r3
 80029f6:	43d9      	mvns	r1, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029fc:	4313      	orrs	r3, r2
         );
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3724      	adds	r7, #36	@ 0x24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
	...

08002a0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3b01      	subs	r3, #1
 8002a18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a1c:	d301      	bcc.n	8002a22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e00f      	b.n	8002a42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a22:	4a0a      	ldr	r2, [pc, #40]	@ (8002a4c <SysTick_Config+0x40>)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	3b01      	subs	r3, #1
 8002a28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a2a:	210f      	movs	r1, #15
 8002a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a30:	f7ff ff8e 	bl	8002950 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a34:	4b05      	ldr	r3, [pc, #20]	@ (8002a4c <SysTick_Config+0x40>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a3a:	4b04      	ldr	r3, [pc, #16]	@ (8002a4c <SysTick_Config+0x40>)
 8002a3c:	2207      	movs	r2, #7
 8002a3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	e000e010 	.word	0xe000e010

08002a50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f7ff ff29 	bl	80028b0 <__NVIC_SetPriorityGrouping>
}
 8002a5e:	bf00      	nop
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b086      	sub	sp, #24
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	60b9      	str	r1, [r7, #8]
 8002a70:	607a      	str	r2, [r7, #4]
 8002a72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a78:	f7ff ff3e 	bl	80028f8 <__NVIC_GetPriorityGrouping>
 8002a7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	68b9      	ldr	r1, [r7, #8]
 8002a82:	6978      	ldr	r0, [r7, #20]
 8002a84:	f7ff ff8e 	bl	80029a4 <NVIC_EncodePriority>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a8e:	4611      	mov	r1, r2
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff ff5d 	bl	8002950 <__NVIC_SetPriority>
}
 8002a96:	bf00      	nop
 8002a98:	3718      	adds	r7, #24
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b082      	sub	sp, #8
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7ff ff31 	bl	8002914 <__NVIC_EnableIRQ>
}
 8002ab2:	bf00      	nop
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b082      	sub	sp, #8
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7ff ffa2 	bl	8002a0c <SysTick_Config>
 8002ac8:	4603      	mov	r3, r0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3708      	adds	r7, #8
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b084      	sub	sp, #16
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ade:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ae0:	f7ff feb6 	bl	8002850 <HAL_GetTick>
 8002ae4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d008      	beq.n	8002b04 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2280      	movs	r2, #128	@ 0x80
 8002af6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e052      	b.n	8002baa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0216 	bic.w	r2, r2, #22
 8002b12:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	695a      	ldr	r2, [r3, #20]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b22:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d103      	bne.n	8002b34 <HAL_DMA_Abort+0x62>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d007      	beq.n	8002b44 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 0208 	bic.w	r2, r2, #8
 8002b42:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f022 0201 	bic.w	r2, r2, #1
 8002b52:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b54:	e013      	b.n	8002b7e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b56:	f7ff fe7b 	bl	8002850 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b05      	cmp	r3, #5
 8002b62:	d90c      	bls.n	8002b7e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2220      	movs	r2, #32
 8002b68:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2203      	movs	r2, #3
 8002b6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e015      	b.n	8002baa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1e4      	bne.n	8002b56 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b90:	223f      	movs	r2, #63	@ 0x3f
 8002b92:	409a      	lsls	r2, r3
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	b083      	sub	sp, #12
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d004      	beq.n	8002bd0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2280      	movs	r2, #128	@ 0x80
 8002bca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e00c      	b.n	8002bea <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2205      	movs	r2, #5
 8002bd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 0201 	bic.w	r2, r2, #1
 8002be6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002be8:	2300      	movs	r3, #0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	370c      	adds	r7, #12
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
	...

08002bf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b089      	sub	sp, #36	@ 0x24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c02:	2300      	movs	r3, #0
 8002c04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c06:	2300      	movs	r3, #0
 8002c08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c0e:	2300      	movs	r3, #0
 8002c10:	61fb      	str	r3, [r7, #28]
 8002c12:	e159      	b.n	8002ec8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c14:	2201      	movs	r2, #1
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	4013      	ands	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c28:	693a      	ldr	r2, [r7, #16]
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	f040 8148 	bne.w	8002ec2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f003 0303 	and.w	r3, r3, #3
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d005      	beq.n	8002c4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d130      	bne.n	8002cac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	2203      	movs	r2, #3
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c80:	2201      	movs	r2, #1
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	091b      	lsrs	r3, r3, #4
 8002c96:	f003 0201 	and.w	r2, r3, #1
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f003 0303 	and.w	r3, r3, #3
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d017      	beq.n	8002ce8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	2203      	movs	r2, #3
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f003 0303 	and.w	r3, r3, #3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d123      	bne.n	8002d3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	08da      	lsrs	r2, r3, #3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3208      	adds	r2, #8
 8002cfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	220f      	movs	r2, #15
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	4013      	ands	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	691a      	ldr	r2, [r3, #16]
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	f003 0307 	and.w	r3, r3, #7
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	08da      	lsrs	r2, r3, #3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	3208      	adds	r2, #8
 8002d36:	69b9      	ldr	r1, [r7, #24]
 8002d38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	2203      	movs	r2, #3
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	69ba      	ldr	r2, [r7, #24]
 8002d50:	4013      	ands	r3, r2
 8002d52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f003 0203 	and.w	r2, r3, #3
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f000 80a2 	beq.w	8002ec2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	4b57      	ldr	r3, [pc, #348]	@ (8002ee0 <HAL_GPIO_Init+0x2e8>)
 8002d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d86:	4a56      	ldr	r2, [pc, #344]	@ (8002ee0 <HAL_GPIO_Init+0x2e8>)
 8002d88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d8e:	4b54      	ldr	r3, [pc, #336]	@ (8002ee0 <HAL_GPIO_Init+0x2e8>)
 8002d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d9a:	4a52      	ldr	r2, [pc, #328]	@ (8002ee4 <HAL_GPIO_Init+0x2ec>)
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	089b      	lsrs	r3, r3, #2
 8002da0:	3302      	adds	r3, #2
 8002da2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	f003 0303 	and.w	r3, r3, #3
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	220f      	movs	r2, #15
 8002db2:	fa02 f303 	lsl.w	r3, r2, r3
 8002db6:	43db      	mvns	r3, r3
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	4013      	ands	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a49      	ldr	r2, [pc, #292]	@ (8002ee8 <HAL_GPIO_Init+0x2f0>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d019      	beq.n	8002dfa <HAL_GPIO_Init+0x202>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a48      	ldr	r2, [pc, #288]	@ (8002eec <HAL_GPIO_Init+0x2f4>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d013      	beq.n	8002df6 <HAL_GPIO_Init+0x1fe>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a47      	ldr	r2, [pc, #284]	@ (8002ef0 <HAL_GPIO_Init+0x2f8>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d00d      	beq.n	8002df2 <HAL_GPIO_Init+0x1fa>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a46      	ldr	r2, [pc, #280]	@ (8002ef4 <HAL_GPIO_Init+0x2fc>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d007      	beq.n	8002dee <HAL_GPIO_Init+0x1f6>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a45      	ldr	r2, [pc, #276]	@ (8002ef8 <HAL_GPIO_Init+0x300>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d101      	bne.n	8002dea <HAL_GPIO_Init+0x1f2>
 8002de6:	2304      	movs	r3, #4
 8002de8:	e008      	b.n	8002dfc <HAL_GPIO_Init+0x204>
 8002dea:	2307      	movs	r3, #7
 8002dec:	e006      	b.n	8002dfc <HAL_GPIO_Init+0x204>
 8002dee:	2303      	movs	r3, #3
 8002df0:	e004      	b.n	8002dfc <HAL_GPIO_Init+0x204>
 8002df2:	2302      	movs	r3, #2
 8002df4:	e002      	b.n	8002dfc <HAL_GPIO_Init+0x204>
 8002df6:	2301      	movs	r3, #1
 8002df8:	e000      	b.n	8002dfc <HAL_GPIO_Init+0x204>
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	69fa      	ldr	r2, [r7, #28]
 8002dfe:	f002 0203 	and.w	r2, r2, #3
 8002e02:	0092      	lsls	r2, r2, #2
 8002e04:	4093      	lsls	r3, r2
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e0c:	4935      	ldr	r1, [pc, #212]	@ (8002ee4 <HAL_GPIO_Init+0x2ec>)
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	089b      	lsrs	r3, r3, #2
 8002e12:	3302      	adds	r3, #2
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e1a:	4b38      	ldr	r3, [pc, #224]	@ (8002efc <HAL_GPIO_Init+0x304>)
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	43db      	mvns	r3, r3
 8002e24:	69ba      	ldr	r2, [r7, #24]
 8002e26:	4013      	ands	r3, r2
 8002e28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d003      	beq.n	8002e3e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e36:	69ba      	ldr	r2, [r7, #24]
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e3e:	4a2f      	ldr	r2, [pc, #188]	@ (8002efc <HAL_GPIO_Init+0x304>)
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e44:	4b2d      	ldr	r3, [pc, #180]	@ (8002efc <HAL_GPIO_Init+0x304>)
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	4013      	ands	r3, r2
 8002e52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d003      	beq.n	8002e68 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e68:	4a24      	ldr	r2, [pc, #144]	@ (8002efc <HAL_GPIO_Init+0x304>)
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e6e:	4b23      	ldr	r3, [pc, #140]	@ (8002efc <HAL_GPIO_Init+0x304>)
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	43db      	mvns	r3, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e8a:	69ba      	ldr	r2, [r7, #24]
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e92:	4a1a      	ldr	r2, [pc, #104]	@ (8002efc <HAL_GPIO_Init+0x304>)
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e98:	4b18      	ldr	r3, [pc, #96]	@ (8002efc <HAL_GPIO_Init+0x304>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	69ba      	ldr	r2, [r7, #24]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ebc:	4a0f      	ldr	r2, [pc, #60]	@ (8002efc <HAL_GPIO_Init+0x304>)
 8002ebe:	69bb      	ldr	r3, [r7, #24]
 8002ec0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	61fb      	str	r3, [r7, #28]
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	2b0f      	cmp	r3, #15
 8002ecc:	f67f aea2 	bls.w	8002c14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ed0:	bf00      	nop
 8002ed2:	bf00      	nop
 8002ed4:	3724      	adds	r7, #36	@ 0x24
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	40013800 	.word	0x40013800
 8002ee8:	40020000 	.word	0x40020000
 8002eec:	40020400 	.word	0x40020400
 8002ef0:	40020800 	.word	0x40020800
 8002ef4:	40020c00 	.word	0x40020c00
 8002ef8:	40021000 	.word	0x40021000
 8002efc:	40013c00 	.word	0x40013c00

08002f00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d101      	bne.n	8002f12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e267      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d075      	beq.n	800300a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f1e:	4b88      	ldr	r3, [pc, #544]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f003 030c 	and.w	r3, r3, #12
 8002f26:	2b04      	cmp	r3, #4
 8002f28:	d00c      	beq.n	8002f44 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f2a:	4b85      	ldr	r3, [pc, #532]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f32:	2b08      	cmp	r3, #8
 8002f34:	d112      	bne.n	8002f5c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f36:	4b82      	ldr	r3, [pc, #520]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f42:	d10b      	bne.n	8002f5c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f44:	4b7e      	ldr	r3, [pc, #504]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d05b      	beq.n	8003008 <HAL_RCC_OscConfig+0x108>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d157      	bne.n	8003008 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e242      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f64:	d106      	bne.n	8002f74 <HAL_RCC_OscConfig+0x74>
 8002f66:	4b76      	ldr	r3, [pc, #472]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a75      	ldr	r2, [pc, #468]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002f6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	e01d      	b.n	8002fb0 <HAL_RCC_OscConfig+0xb0>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f7c:	d10c      	bne.n	8002f98 <HAL_RCC_OscConfig+0x98>
 8002f7e:	4b70      	ldr	r3, [pc, #448]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a6f      	ldr	r2, [pc, #444]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002f84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	4b6d      	ldr	r3, [pc, #436]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a6c      	ldr	r2, [pc, #432]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002f90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f94:	6013      	str	r3, [r2, #0]
 8002f96:	e00b      	b.n	8002fb0 <HAL_RCC_OscConfig+0xb0>
 8002f98:	4b69      	ldr	r3, [pc, #420]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a68      	ldr	r2, [pc, #416]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002f9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fa2:	6013      	str	r3, [r2, #0]
 8002fa4:	4b66      	ldr	r3, [pc, #408]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a65      	ldr	r2, [pc, #404]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002faa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d013      	beq.n	8002fe0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb8:	f7ff fc4a 	bl	8002850 <HAL_GetTick>
 8002fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fbe:	e008      	b.n	8002fd2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fc0:	f7ff fc46 	bl	8002850 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	2b64      	cmp	r3, #100	@ 0x64
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e207      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fd2:	4b5b      	ldr	r3, [pc, #364]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d0f0      	beq.n	8002fc0 <HAL_RCC_OscConfig+0xc0>
 8002fde:	e014      	b.n	800300a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe0:	f7ff fc36 	bl	8002850 <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fe8:	f7ff fc32 	bl	8002850 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b64      	cmp	r3, #100	@ 0x64
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e1f3      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ffa:	4b51      	ldr	r3, [pc, #324]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1f0      	bne.n	8002fe8 <HAL_RCC_OscConfig+0xe8>
 8003006:	e000      	b.n	800300a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003008:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d063      	beq.n	80030de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003016:	4b4a      	ldr	r3, [pc, #296]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 030c 	and.w	r3, r3, #12
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00b      	beq.n	800303a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003022:	4b47      	ldr	r3, [pc, #284]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800302a:	2b08      	cmp	r3, #8
 800302c:	d11c      	bne.n	8003068 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800302e:	4b44      	ldr	r3, [pc, #272]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d116      	bne.n	8003068 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800303a:	4b41      	ldr	r3, [pc, #260]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d005      	beq.n	8003052 <HAL_RCC_OscConfig+0x152>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d001      	beq.n	8003052 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e1c7      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003052:	4b3b      	ldr	r3, [pc, #236]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	00db      	lsls	r3, r3, #3
 8003060:	4937      	ldr	r1, [pc, #220]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8003062:	4313      	orrs	r3, r2
 8003064:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003066:	e03a      	b.n	80030de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d020      	beq.n	80030b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003070:	4b34      	ldr	r3, [pc, #208]	@ (8003144 <HAL_RCC_OscConfig+0x244>)
 8003072:	2201      	movs	r2, #1
 8003074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003076:	f7ff fbeb 	bl	8002850 <HAL_GetTick>
 800307a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800307c:	e008      	b.n	8003090 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800307e:	f7ff fbe7 	bl	8002850 <HAL_GetTick>
 8003082:	4602      	mov	r2, r0
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d901      	bls.n	8003090 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	e1a8      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003090:	4b2b      	ldr	r3, [pc, #172]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0302 	and.w	r3, r3, #2
 8003098:	2b00      	cmp	r3, #0
 800309a:	d0f0      	beq.n	800307e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800309c:	4b28      	ldr	r3, [pc, #160]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	00db      	lsls	r3, r3, #3
 80030aa:	4925      	ldr	r1, [pc, #148]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	600b      	str	r3, [r1, #0]
 80030b0:	e015      	b.n	80030de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030b2:	4b24      	ldr	r3, [pc, #144]	@ (8003144 <HAL_RCC_OscConfig+0x244>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030b8:	f7ff fbca 	bl	8002850 <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030c0:	f7ff fbc6 	bl	8002850 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e187      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f0      	bne.n	80030c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0308 	and.w	r3, r3, #8
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d036      	beq.n	8003158 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d016      	beq.n	8003120 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030f2:	4b15      	ldr	r3, [pc, #84]	@ (8003148 <HAL_RCC_OscConfig+0x248>)
 80030f4:	2201      	movs	r2, #1
 80030f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f8:	f7ff fbaa 	bl	8002850 <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030fe:	e008      	b.n	8003112 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003100:	f7ff fba6 	bl	8002850 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e167      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003112:	4b0b      	ldr	r3, [pc, #44]	@ (8003140 <HAL_RCC_OscConfig+0x240>)
 8003114:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d0f0      	beq.n	8003100 <HAL_RCC_OscConfig+0x200>
 800311e:	e01b      	b.n	8003158 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003120:	4b09      	ldr	r3, [pc, #36]	@ (8003148 <HAL_RCC_OscConfig+0x248>)
 8003122:	2200      	movs	r2, #0
 8003124:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003126:	f7ff fb93 	bl	8002850 <HAL_GetTick>
 800312a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800312c:	e00e      	b.n	800314c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800312e:	f7ff fb8f 	bl	8002850 <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d907      	bls.n	800314c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e150      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
 8003140:	40023800 	.word	0x40023800
 8003144:	42470000 	.word	0x42470000
 8003148:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800314c:	4b88      	ldr	r3, [pc, #544]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 800314e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d1ea      	bne.n	800312e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 8097 	beq.w	8003294 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003166:	2300      	movs	r3, #0
 8003168:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800316a:	4b81      	ldr	r3, [pc, #516]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 800316c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10f      	bne.n	8003196 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003176:	2300      	movs	r3, #0
 8003178:	60bb      	str	r3, [r7, #8]
 800317a:	4b7d      	ldr	r3, [pc, #500]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 800317c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317e:	4a7c      	ldr	r2, [pc, #496]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 8003180:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003184:	6413      	str	r3, [r2, #64]	@ 0x40
 8003186:	4b7a      	ldr	r3, [pc, #488]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 8003188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800318e:	60bb      	str	r3, [r7, #8]
 8003190:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003192:	2301      	movs	r3, #1
 8003194:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003196:	4b77      	ldr	r3, [pc, #476]	@ (8003374 <HAL_RCC_OscConfig+0x474>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d118      	bne.n	80031d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031a2:	4b74      	ldr	r3, [pc, #464]	@ (8003374 <HAL_RCC_OscConfig+0x474>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a73      	ldr	r2, [pc, #460]	@ (8003374 <HAL_RCC_OscConfig+0x474>)
 80031a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031ae:	f7ff fb4f 	bl	8002850 <HAL_GetTick>
 80031b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b4:	e008      	b.n	80031c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031b6:	f7ff fb4b 	bl	8002850 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d901      	bls.n	80031c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e10c      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c8:	4b6a      	ldr	r3, [pc, #424]	@ (8003374 <HAL_RCC_OscConfig+0x474>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d0f0      	beq.n	80031b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d106      	bne.n	80031ea <HAL_RCC_OscConfig+0x2ea>
 80031dc:	4b64      	ldr	r3, [pc, #400]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 80031de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e0:	4a63      	ldr	r2, [pc, #396]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 80031e2:	f043 0301 	orr.w	r3, r3, #1
 80031e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80031e8:	e01c      	b.n	8003224 <HAL_RCC_OscConfig+0x324>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	2b05      	cmp	r3, #5
 80031f0:	d10c      	bne.n	800320c <HAL_RCC_OscConfig+0x30c>
 80031f2:	4b5f      	ldr	r3, [pc, #380]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 80031f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f6:	4a5e      	ldr	r2, [pc, #376]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 80031f8:	f043 0304 	orr.w	r3, r3, #4
 80031fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80031fe:	4b5c      	ldr	r3, [pc, #368]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 8003200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003202:	4a5b      	ldr	r2, [pc, #364]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 8003204:	f043 0301 	orr.w	r3, r3, #1
 8003208:	6713      	str	r3, [r2, #112]	@ 0x70
 800320a:	e00b      	b.n	8003224 <HAL_RCC_OscConfig+0x324>
 800320c:	4b58      	ldr	r3, [pc, #352]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 800320e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003210:	4a57      	ldr	r2, [pc, #348]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 8003212:	f023 0301 	bic.w	r3, r3, #1
 8003216:	6713      	str	r3, [r2, #112]	@ 0x70
 8003218:	4b55      	ldr	r3, [pc, #340]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 800321a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800321c:	4a54      	ldr	r2, [pc, #336]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 800321e:	f023 0304 	bic.w	r3, r3, #4
 8003222:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d015      	beq.n	8003258 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800322c:	f7ff fb10 	bl	8002850 <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003232:	e00a      	b.n	800324a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003234:	f7ff fb0c 	bl	8002850 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003242:	4293      	cmp	r3, r2
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e0cb      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800324a:	4b49      	ldr	r3, [pc, #292]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 800324c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b00      	cmp	r3, #0
 8003254:	d0ee      	beq.n	8003234 <HAL_RCC_OscConfig+0x334>
 8003256:	e014      	b.n	8003282 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003258:	f7ff fafa 	bl	8002850 <HAL_GetTick>
 800325c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800325e:	e00a      	b.n	8003276 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003260:	f7ff faf6 	bl	8002850 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800326e:	4293      	cmp	r3, r2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e0b5      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003276:	4b3e      	ldr	r3, [pc, #248]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 8003278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1ee      	bne.n	8003260 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003282:	7dfb      	ldrb	r3, [r7, #23]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d105      	bne.n	8003294 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003288:	4b39      	ldr	r3, [pc, #228]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 800328a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328c:	4a38      	ldr	r2, [pc, #224]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 800328e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003292:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 80a1 	beq.w	80033e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800329e:	4b34      	ldr	r3, [pc, #208]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 030c 	and.w	r3, r3, #12
 80032a6:	2b08      	cmp	r3, #8
 80032a8:	d05c      	beq.n	8003364 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d141      	bne.n	8003336 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b2:	4b31      	ldr	r3, [pc, #196]	@ (8003378 <HAL_RCC_OscConfig+0x478>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b8:	f7ff faca 	bl	8002850 <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032be:	e008      	b.n	80032d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c0:	f7ff fac6 	bl	8002850 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e087      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032d2:	4b27      	ldr	r3, [pc, #156]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1f0      	bne.n	80032c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	69da      	ldr	r2, [r3, #28]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	431a      	orrs	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ec:	019b      	lsls	r3, r3, #6
 80032ee:	431a      	orrs	r2, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f4:	085b      	lsrs	r3, r3, #1
 80032f6:	3b01      	subs	r3, #1
 80032f8:	041b      	lsls	r3, r3, #16
 80032fa:	431a      	orrs	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003300:	061b      	lsls	r3, r3, #24
 8003302:	491b      	ldr	r1, [pc, #108]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 8003304:	4313      	orrs	r3, r2
 8003306:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003308:	4b1b      	ldr	r3, [pc, #108]	@ (8003378 <HAL_RCC_OscConfig+0x478>)
 800330a:	2201      	movs	r2, #1
 800330c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800330e:	f7ff fa9f 	bl	8002850 <HAL_GetTick>
 8003312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003314:	e008      	b.n	8003328 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003316:	f7ff fa9b 	bl	8002850 <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	2b02      	cmp	r3, #2
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e05c      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003328:	4b11      	ldr	r3, [pc, #68]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d0f0      	beq.n	8003316 <HAL_RCC_OscConfig+0x416>
 8003334:	e054      	b.n	80033e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003336:	4b10      	ldr	r3, [pc, #64]	@ (8003378 <HAL_RCC_OscConfig+0x478>)
 8003338:	2200      	movs	r2, #0
 800333a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800333c:	f7ff fa88 	bl	8002850 <HAL_GetTick>
 8003340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003342:	e008      	b.n	8003356 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003344:	f7ff fa84 	bl	8002850 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	2b02      	cmp	r3, #2
 8003350:	d901      	bls.n	8003356 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e045      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003356:	4b06      	ldr	r3, [pc, #24]	@ (8003370 <HAL_RCC_OscConfig+0x470>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d1f0      	bne.n	8003344 <HAL_RCC_OscConfig+0x444>
 8003362:	e03d      	b.n	80033e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	699b      	ldr	r3, [r3, #24]
 8003368:	2b01      	cmp	r3, #1
 800336a:	d107      	bne.n	800337c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e038      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
 8003370:	40023800 	.word	0x40023800
 8003374:	40007000 	.word	0x40007000
 8003378:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800337c:	4b1b      	ldr	r3, [pc, #108]	@ (80033ec <HAL_RCC_OscConfig+0x4ec>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d028      	beq.n	80033dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003394:	429a      	cmp	r2, r3
 8003396:	d121      	bne.n	80033dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d11a      	bne.n	80033dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80033ac:	4013      	ands	r3, r2
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d111      	bne.n	80033dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c2:	085b      	lsrs	r3, r3, #1
 80033c4:	3b01      	subs	r3, #1
 80033c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d107      	bne.n	80033dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033d8:	429a      	cmp	r2, r3
 80033da:	d001      	beq.n	80033e0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e000      	b.n	80033e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3718      	adds	r7, #24
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	40023800 	.word	0x40023800

080033f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d101      	bne.n	8003404 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e0cc      	b.n	800359e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003404:	4b68      	ldr	r3, [pc, #416]	@ (80035a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0307 	and.w	r3, r3, #7
 800340c:	683a      	ldr	r2, [r7, #0]
 800340e:	429a      	cmp	r2, r3
 8003410:	d90c      	bls.n	800342c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003412:	4b65      	ldr	r3, [pc, #404]	@ (80035a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	b2d2      	uxtb	r2, r2
 8003418:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800341a:	4b63      	ldr	r3, [pc, #396]	@ (80035a8 <HAL_RCC_ClockConfig+0x1b8>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	683a      	ldr	r2, [r7, #0]
 8003424:	429a      	cmp	r2, r3
 8003426:	d001      	beq.n	800342c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e0b8      	b.n	800359e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0302 	and.w	r3, r3, #2
 8003434:	2b00      	cmp	r3, #0
 8003436:	d020      	beq.n	800347a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0304 	and.w	r3, r3, #4
 8003440:	2b00      	cmp	r3, #0
 8003442:	d005      	beq.n	8003450 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003444:	4b59      	ldr	r3, [pc, #356]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	4a58      	ldr	r2, [pc, #352]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 800344a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800344e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0308 	and.w	r3, r3, #8
 8003458:	2b00      	cmp	r3, #0
 800345a:	d005      	beq.n	8003468 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800345c:	4b53      	ldr	r3, [pc, #332]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	4a52      	ldr	r2, [pc, #328]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 8003462:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003466:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003468:	4b50      	ldr	r3, [pc, #320]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	494d      	ldr	r1, [pc, #308]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 8003476:	4313      	orrs	r3, r2
 8003478:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b00      	cmp	r3, #0
 8003484:	d044      	beq.n	8003510 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d107      	bne.n	800349e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800348e:	4b47      	ldr	r3, [pc, #284]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d119      	bne.n	80034ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e07f      	b.n	800359e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d003      	beq.n	80034ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034aa:	2b03      	cmp	r3, #3
 80034ac:	d107      	bne.n	80034be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034ae:	4b3f      	ldr	r3, [pc, #252]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d109      	bne.n	80034ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e06f      	b.n	800359e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034be:	4b3b      	ldr	r3, [pc, #236]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e067      	b.n	800359e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034ce:	4b37      	ldr	r3, [pc, #220]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f023 0203 	bic.w	r2, r3, #3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	4934      	ldr	r1, [pc, #208]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034e0:	f7ff f9b6 	bl	8002850 <HAL_GetTick>
 80034e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e6:	e00a      	b.n	80034fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034e8:	f7ff f9b2 	bl	8002850 <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e04f      	b.n	800359e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034fe:	4b2b      	ldr	r3, [pc, #172]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 020c 	and.w	r2, r3, #12
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	429a      	cmp	r2, r3
 800350e:	d1eb      	bne.n	80034e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003510:	4b25      	ldr	r3, [pc, #148]	@ (80035a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0307 	and.w	r3, r3, #7
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	429a      	cmp	r2, r3
 800351c:	d20c      	bcs.n	8003538 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800351e:	4b22      	ldr	r3, [pc, #136]	@ (80035a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003520:	683a      	ldr	r2, [r7, #0]
 8003522:	b2d2      	uxtb	r2, r2
 8003524:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003526:	4b20      	ldr	r3, [pc, #128]	@ (80035a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0307 	and.w	r3, r3, #7
 800352e:	683a      	ldr	r2, [r7, #0]
 8003530:	429a      	cmp	r2, r3
 8003532:	d001      	beq.n	8003538 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e032      	b.n	800359e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0304 	and.w	r3, r3, #4
 8003540:	2b00      	cmp	r3, #0
 8003542:	d008      	beq.n	8003556 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003544:	4b19      	ldr	r3, [pc, #100]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	4916      	ldr	r1, [pc, #88]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 8003552:	4313      	orrs	r3, r2
 8003554:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0308 	and.w	r3, r3, #8
 800355e:	2b00      	cmp	r3, #0
 8003560:	d009      	beq.n	8003576 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003562:	4b12      	ldr	r3, [pc, #72]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	691b      	ldr	r3, [r3, #16]
 800356e:	00db      	lsls	r3, r3, #3
 8003570:	490e      	ldr	r1, [pc, #56]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 8003572:	4313      	orrs	r3, r2
 8003574:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003576:	f000 f821 	bl	80035bc <HAL_RCC_GetSysClockFreq>
 800357a:	4602      	mov	r2, r0
 800357c:	4b0b      	ldr	r3, [pc, #44]	@ (80035ac <HAL_RCC_ClockConfig+0x1bc>)
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	091b      	lsrs	r3, r3, #4
 8003582:	f003 030f 	and.w	r3, r3, #15
 8003586:	490a      	ldr	r1, [pc, #40]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003588:	5ccb      	ldrb	r3, [r1, r3]
 800358a:	fa22 f303 	lsr.w	r3, r2, r3
 800358e:	4a09      	ldr	r2, [pc, #36]	@ (80035b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003590:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003592:	4b09      	ldr	r3, [pc, #36]	@ (80035b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4618      	mov	r0, r3
 8003598:	f7ff f916 	bl	80027c8 <HAL_InitTick>

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	40023c00 	.word	0x40023c00
 80035ac:	40023800 	.word	0x40023800
 80035b0:	08009248 	.word	0x08009248
 80035b4:	20000010 	.word	0x20000010
 80035b8:	20000014 	.word	0x20000014

080035bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035c0:	b094      	sub	sp, #80	@ 0x50
 80035c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80035c4:	2300      	movs	r3, #0
 80035c6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80035c8:	2300      	movs	r3, #0
 80035ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80035cc:	2300      	movs	r3, #0
 80035ce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80035d0:	2300      	movs	r3, #0
 80035d2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035d4:	4b79      	ldr	r3, [pc, #484]	@ (80037bc <HAL_RCC_GetSysClockFreq+0x200>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f003 030c 	and.w	r3, r3, #12
 80035dc:	2b08      	cmp	r3, #8
 80035de:	d00d      	beq.n	80035fc <HAL_RCC_GetSysClockFreq+0x40>
 80035e0:	2b08      	cmp	r3, #8
 80035e2:	f200 80e1 	bhi.w	80037a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d002      	beq.n	80035f0 <HAL_RCC_GetSysClockFreq+0x34>
 80035ea:	2b04      	cmp	r3, #4
 80035ec:	d003      	beq.n	80035f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80035ee:	e0db      	b.n	80037a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035f0:	4b73      	ldr	r3, [pc, #460]	@ (80037c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80035f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035f4:	e0db      	b.n	80037ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035f6:	4b73      	ldr	r3, [pc, #460]	@ (80037c4 <HAL_RCC_GetSysClockFreq+0x208>)
 80035f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035fa:	e0d8      	b.n	80037ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035fc:	4b6f      	ldr	r3, [pc, #444]	@ (80037bc <HAL_RCC_GetSysClockFreq+0x200>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003604:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003606:	4b6d      	ldr	r3, [pc, #436]	@ (80037bc <HAL_RCC_GetSysClockFreq+0x200>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d063      	beq.n	80036da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003612:	4b6a      	ldr	r3, [pc, #424]	@ (80037bc <HAL_RCC_GetSysClockFreq+0x200>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	099b      	lsrs	r3, r3, #6
 8003618:	2200      	movs	r2, #0
 800361a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800361c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800361e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003624:	633b      	str	r3, [r7, #48]	@ 0x30
 8003626:	2300      	movs	r3, #0
 8003628:	637b      	str	r3, [r7, #52]	@ 0x34
 800362a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800362e:	4622      	mov	r2, r4
 8003630:	462b      	mov	r3, r5
 8003632:	f04f 0000 	mov.w	r0, #0
 8003636:	f04f 0100 	mov.w	r1, #0
 800363a:	0159      	lsls	r1, r3, #5
 800363c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003640:	0150      	lsls	r0, r2, #5
 8003642:	4602      	mov	r2, r0
 8003644:	460b      	mov	r3, r1
 8003646:	4621      	mov	r1, r4
 8003648:	1a51      	subs	r1, r2, r1
 800364a:	6139      	str	r1, [r7, #16]
 800364c:	4629      	mov	r1, r5
 800364e:	eb63 0301 	sbc.w	r3, r3, r1
 8003652:	617b      	str	r3, [r7, #20]
 8003654:	f04f 0200 	mov.w	r2, #0
 8003658:	f04f 0300 	mov.w	r3, #0
 800365c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003660:	4659      	mov	r1, fp
 8003662:	018b      	lsls	r3, r1, #6
 8003664:	4651      	mov	r1, sl
 8003666:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800366a:	4651      	mov	r1, sl
 800366c:	018a      	lsls	r2, r1, #6
 800366e:	4651      	mov	r1, sl
 8003670:	ebb2 0801 	subs.w	r8, r2, r1
 8003674:	4659      	mov	r1, fp
 8003676:	eb63 0901 	sbc.w	r9, r3, r1
 800367a:	f04f 0200 	mov.w	r2, #0
 800367e:	f04f 0300 	mov.w	r3, #0
 8003682:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003686:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800368a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800368e:	4690      	mov	r8, r2
 8003690:	4699      	mov	r9, r3
 8003692:	4623      	mov	r3, r4
 8003694:	eb18 0303 	adds.w	r3, r8, r3
 8003698:	60bb      	str	r3, [r7, #8]
 800369a:	462b      	mov	r3, r5
 800369c:	eb49 0303 	adc.w	r3, r9, r3
 80036a0:	60fb      	str	r3, [r7, #12]
 80036a2:	f04f 0200 	mov.w	r2, #0
 80036a6:	f04f 0300 	mov.w	r3, #0
 80036aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80036ae:	4629      	mov	r1, r5
 80036b0:	024b      	lsls	r3, r1, #9
 80036b2:	4621      	mov	r1, r4
 80036b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80036b8:	4621      	mov	r1, r4
 80036ba:	024a      	lsls	r2, r1, #9
 80036bc:	4610      	mov	r0, r2
 80036be:	4619      	mov	r1, r3
 80036c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036c2:	2200      	movs	r2, #0
 80036c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80036c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80036cc:	f7fd fac4 	bl	8000c58 <__aeabi_uldivmod>
 80036d0:	4602      	mov	r2, r0
 80036d2:	460b      	mov	r3, r1
 80036d4:	4613      	mov	r3, r2
 80036d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036d8:	e058      	b.n	800378c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036da:	4b38      	ldr	r3, [pc, #224]	@ (80037bc <HAL_RCC_GetSysClockFreq+0x200>)
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	099b      	lsrs	r3, r3, #6
 80036e0:	2200      	movs	r2, #0
 80036e2:	4618      	mov	r0, r3
 80036e4:	4611      	mov	r1, r2
 80036e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80036ea:	623b      	str	r3, [r7, #32]
 80036ec:	2300      	movs	r3, #0
 80036ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80036f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80036f4:	4642      	mov	r2, r8
 80036f6:	464b      	mov	r3, r9
 80036f8:	f04f 0000 	mov.w	r0, #0
 80036fc:	f04f 0100 	mov.w	r1, #0
 8003700:	0159      	lsls	r1, r3, #5
 8003702:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003706:	0150      	lsls	r0, r2, #5
 8003708:	4602      	mov	r2, r0
 800370a:	460b      	mov	r3, r1
 800370c:	4641      	mov	r1, r8
 800370e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003712:	4649      	mov	r1, r9
 8003714:	eb63 0b01 	sbc.w	fp, r3, r1
 8003718:	f04f 0200 	mov.w	r2, #0
 800371c:	f04f 0300 	mov.w	r3, #0
 8003720:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003724:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003728:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800372c:	ebb2 040a 	subs.w	r4, r2, sl
 8003730:	eb63 050b 	sbc.w	r5, r3, fp
 8003734:	f04f 0200 	mov.w	r2, #0
 8003738:	f04f 0300 	mov.w	r3, #0
 800373c:	00eb      	lsls	r3, r5, #3
 800373e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003742:	00e2      	lsls	r2, r4, #3
 8003744:	4614      	mov	r4, r2
 8003746:	461d      	mov	r5, r3
 8003748:	4643      	mov	r3, r8
 800374a:	18e3      	adds	r3, r4, r3
 800374c:	603b      	str	r3, [r7, #0]
 800374e:	464b      	mov	r3, r9
 8003750:	eb45 0303 	adc.w	r3, r5, r3
 8003754:	607b      	str	r3, [r7, #4]
 8003756:	f04f 0200 	mov.w	r2, #0
 800375a:	f04f 0300 	mov.w	r3, #0
 800375e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003762:	4629      	mov	r1, r5
 8003764:	028b      	lsls	r3, r1, #10
 8003766:	4621      	mov	r1, r4
 8003768:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800376c:	4621      	mov	r1, r4
 800376e:	028a      	lsls	r2, r1, #10
 8003770:	4610      	mov	r0, r2
 8003772:	4619      	mov	r1, r3
 8003774:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003776:	2200      	movs	r2, #0
 8003778:	61bb      	str	r3, [r7, #24]
 800377a:	61fa      	str	r2, [r7, #28]
 800377c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003780:	f7fd fa6a 	bl	8000c58 <__aeabi_uldivmod>
 8003784:	4602      	mov	r2, r0
 8003786:	460b      	mov	r3, r1
 8003788:	4613      	mov	r3, r2
 800378a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800378c:	4b0b      	ldr	r3, [pc, #44]	@ (80037bc <HAL_RCC_GetSysClockFreq+0x200>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	0c1b      	lsrs	r3, r3, #16
 8003792:	f003 0303 	and.w	r3, r3, #3
 8003796:	3301      	adds	r3, #1
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800379c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800379e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037a6:	e002      	b.n	80037ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037a8:	4b05      	ldr	r3, [pc, #20]	@ (80037c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80037aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3750      	adds	r7, #80	@ 0x50
 80037b4:	46bd      	mov	sp, r7
 80037b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037ba:	bf00      	nop
 80037bc:	40023800 	.word	0x40023800
 80037c0:	00f42400 	.word	0x00f42400
 80037c4:	007a1200 	.word	0x007a1200

080037c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037c8:	b480      	push	{r7}
 80037ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037cc:	4b03      	ldr	r3, [pc, #12]	@ (80037dc <HAL_RCC_GetHCLKFreq+0x14>)
 80037ce:	681b      	ldr	r3, [r3, #0]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	20000010 	.word	0x20000010

080037e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037e4:	f7ff fff0 	bl	80037c8 <HAL_RCC_GetHCLKFreq>
 80037e8:	4602      	mov	r2, r0
 80037ea:	4b05      	ldr	r3, [pc, #20]	@ (8003800 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	0a9b      	lsrs	r3, r3, #10
 80037f0:	f003 0307 	and.w	r3, r3, #7
 80037f4:	4903      	ldr	r1, [pc, #12]	@ (8003804 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037f6:	5ccb      	ldrb	r3, [r1, r3]
 80037f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	40023800 	.word	0x40023800
 8003804:	08009258 	.word	0x08009258

08003808 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800380c:	f7ff ffdc 	bl	80037c8 <HAL_RCC_GetHCLKFreq>
 8003810:	4602      	mov	r2, r0
 8003812:	4b05      	ldr	r3, [pc, #20]	@ (8003828 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	0b5b      	lsrs	r3, r3, #13
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	4903      	ldr	r1, [pc, #12]	@ (800382c <HAL_RCC_GetPCLK2Freq+0x24>)
 800381e:	5ccb      	ldrb	r3, [r1, r3]
 8003820:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003824:	4618      	mov	r0, r3
 8003826:	bd80      	pop	{r7, pc}
 8003828:	40023800 	.word	0x40023800
 800382c:	08009258 	.word	0x08009258

08003830 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e042      	b.n	80038c8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d106      	bne.n	800385c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f7fe fba4 	bl	8001fa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2224      	movs	r2, #36	@ 0x24
 8003860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68da      	ldr	r2, [r3, #12]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003872:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f000 fd69 	bl	800434c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	691a      	ldr	r2, [r3, #16]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003888:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	695a      	ldr	r2, [r3, #20]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003898:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68da      	ldr	r2, [r3, #12]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2220      	movs	r2, #32
 80038b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2220      	movs	r2, #32
 80038bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80038c6:	2300      	movs	r3, #0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3708      	adds	r7, #8
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b08a      	sub	sp, #40	@ 0x28
 80038d4:	af02      	add	r7, sp, #8
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	603b      	str	r3, [r7, #0]
 80038dc:	4613      	mov	r3, r2
 80038de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	2b20      	cmp	r3, #32
 80038ee:	d175      	bne.n	80039dc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d002      	beq.n	80038fc <HAL_UART_Transmit+0x2c>
 80038f6:	88fb      	ldrh	r3, [r7, #6]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d101      	bne.n	8003900 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e06e      	b.n	80039de <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2200      	movs	r2, #0
 8003904:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2221      	movs	r2, #33	@ 0x21
 800390a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800390e:	f7fe ff9f 	bl	8002850 <HAL_GetTick>
 8003912:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	88fa      	ldrh	r2, [r7, #6]
 8003918:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	88fa      	ldrh	r2, [r7, #6]
 800391e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003928:	d108      	bne.n	800393c <HAL_UART_Transmit+0x6c>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d104      	bne.n	800393c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003932:	2300      	movs	r3, #0
 8003934:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	61bb      	str	r3, [r7, #24]
 800393a:	e003      	b.n	8003944 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003940:	2300      	movs	r3, #0
 8003942:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003944:	e02e      	b.n	80039a4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	9300      	str	r3, [sp, #0]
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	2200      	movs	r2, #0
 800394e:	2180      	movs	r1, #128	@ 0x80
 8003950:	68f8      	ldr	r0, [r7, #12]
 8003952:	f000 fb05 	bl	8003f60 <UART_WaitOnFlagUntilTimeout>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d005      	beq.n	8003968 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2220      	movs	r2, #32
 8003960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003964:	2303      	movs	r3, #3
 8003966:	e03a      	b.n	80039de <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d10b      	bne.n	8003986 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	881b      	ldrh	r3, [r3, #0]
 8003972:	461a      	mov	r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800397c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	3302      	adds	r3, #2
 8003982:	61bb      	str	r3, [r7, #24]
 8003984:	e007      	b.n	8003996 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	781a      	ldrb	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	3301      	adds	r3, #1
 8003994:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800399a:	b29b      	uxth	r3, r3
 800399c:	3b01      	subs	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1cb      	bne.n	8003946 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	2200      	movs	r2, #0
 80039b6:	2140      	movs	r1, #64	@ 0x40
 80039b8:	68f8      	ldr	r0, [r7, #12]
 80039ba:	f000 fad1 	bl	8003f60 <UART_WaitOnFlagUntilTimeout>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d005      	beq.n	80039d0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2220      	movs	r2, #32
 80039c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e006      	b.n	80039de <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2220      	movs	r2, #32
 80039d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80039d8:	2300      	movs	r3, #0
 80039da:	e000      	b.n	80039de <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80039dc:	2302      	movs	r3, #2
  }
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3720      	adds	r7, #32
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
	...

080039e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b0ba      	sub	sp, #232	@ 0xe8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a1e:	f003 030f 	and.w	r3, r3, #15
 8003a22:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003a26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10f      	bne.n	8003a4e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a32:	f003 0320 	and.w	r3, r3, #32
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d009      	beq.n	8003a4e <HAL_UART_IRQHandler+0x66>
 8003a3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a3e:	f003 0320 	and.w	r3, r3, #32
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d003      	beq.n	8003a4e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 fbc2 	bl	80041d0 <UART_Receive_IT>
      return;
 8003a4c:	e25b      	b.n	8003f06 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003a4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f000 80de 	beq.w	8003c14 <HAL_UART_IRQHandler+0x22c>
 8003a58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d106      	bne.n	8003a72 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a68:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	f000 80d1 	beq.w	8003c14 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d00b      	beq.n	8003a96 <HAL_UART_IRQHandler+0xae>
 8003a7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d005      	beq.n	8003a96 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8e:	f043 0201 	orr.w	r2, r3, #1
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a9a:	f003 0304 	and.w	r3, r3, #4
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00b      	beq.n	8003aba <HAL_UART_IRQHandler+0xd2>
 8003aa2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d005      	beq.n	8003aba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab2:	f043 0202 	orr.w	r2, r3, #2
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003aba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00b      	beq.n	8003ade <HAL_UART_IRQHandler+0xf6>
 8003ac6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ad6:	f043 0204 	orr.w	r2, r3, #4
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ae2:	f003 0308 	and.w	r3, r3, #8
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d011      	beq.n	8003b0e <HAL_UART_IRQHandler+0x126>
 8003aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003aee:	f003 0320 	and.w	r3, r3, #32
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d105      	bne.n	8003b02 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003af6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d005      	beq.n	8003b0e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b06:	f043 0208 	orr.w	r2, r3, #8
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	f000 81f2 	beq.w	8003efc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b1c:	f003 0320 	and.w	r3, r3, #32
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d008      	beq.n	8003b36 <HAL_UART_IRQHandler+0x14e>
 8003b24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b28:	f003 0320 	and.w	r3, r3, #32
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d002      	beq.n	8003b36 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 fb4d 	bl	80041d0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	695b      	ldr	r3, [r3, #20]
 8003b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b40:	2b40      	cmp	r3, #64	@ 0x40
 8003b42:	bf0c      	ite	eq
 8003b44:	2301      	moveq	r3, #1
 8003b46:	2300      	movne	r3, #0
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b52:	f003 0308 	and.w	r3, r3, #8
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d103      	bne.n	8003b62 <HAL_UART_IRQHandler+0x17a>
 8003b5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d04f      	beq.n	8003c02 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 fa55 	bl	8004012 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b72:	2b40      	cmp	r3, #64	@ 0x40
 8003b74:	d141      	bne.n	8003bfa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	3314      	adds	r3, #20
 8003b7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b84:	e853 3f00 	ldrex	r3, [r3]
 8003b88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003b8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	3314      	adds	r3, #20
 8003b9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003ba2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003ba6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003baa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003bae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003bb2:	e841 2300 	strex	r3, r2, [r1]
 8003bb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003bba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d1d9      	bne.n	8003b76 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d013      	beq.n	8003bf2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bce:	4a7e      	ldr	r2, [pc, #504]	@ (8003dc8 <HAL_UART_IRQHandler+0x3e0>)
 8003bd0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7fe ffeb 	bl	8002bb2 <HAL_DMA_Abort_IT>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d016      	beq.n	8003c10 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003be6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003bec:	4610      	mov	r0, r2
 8003bee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bf0:	e00e      	b.n	8003c10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 f99e 	bl	8003f34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bf8:	e00a      	b.n	8003c10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f99a 	bl	8003f34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c00:	e006      	b.n	8003c10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 f996 	bl	8003f34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003c0e:	e175      	b.n	8003efc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c10:	bf00      	nop
    return;
 8003c12:	e173      	b.n	8003efc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	f040 814f 	bne.w	8003ebc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003c1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c22:	f003 0310 	and.w	r3, r3, #16
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	f000 8148 	beq.w	8003ebc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c30:	f003 0310 	and.w	r3, r3, #16
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	f000 8141 	beq.w	8003ebc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	60bb      	str	r3, [r7, #8]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	60bb      	str	r3, [r7, #8]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	60bb      	str	r3, [r7, #8]
 8003c4e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c5a:	2b40      	cmp	r3, #64	@ 0x40
 8003c5c:	f040 80b6 	bne.w	8003dcc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003c6c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	f000 8145 	beq.w	8003f00 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003c7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	f080 813e 	bcs.w	8003f00 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c8a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c90:	69db      	ldr	r3, [r3, #28]
 8003c92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c96:	f000 8088 	beq.w	8003daa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	330c      	adds	r3, #12
 8003ca0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ca4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ca8:	e853 3f00 	ldrex	r3, [r3]
 8003cac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003cb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003cb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	330c      	adds	r3, #12
 8003cc2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003cc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003cca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003cd2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003cd6:	e841 2300 	strex	r3, r2, [r1]
 8003cda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003cde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1d9      	bne.n	8003c9a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	3314      	adds	r3, #20
 8003cec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cf0:	e853 3f00 	ldrex	r3, [r3]
 8003cf4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003cf6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003cf8:	f023 0301 	bic.w	r3, r3, #1
 8003cfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	3314      	adds	r3, #20
 8003d06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003d0a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003d0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d10:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003d12:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003d16:	e841 2300 	strex	r3, r2, [r1]
 8003d1a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003d1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1e1      	bne.n	8003ce6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	3314      	adds	r3, #20
 8003d28:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d2c:	e853 3f00 	ldrex	r3, [r3]
 8003d30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003d32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	3314      	adds	r3, #20
 8003d42:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003d46:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003d48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d4a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003d4c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003d4e:	e841 2300 	strex	r3, r2, [r1]
 8003d52:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003d54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1e3      	bne.n	8003d22 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2220      	movs	r2, #32
 8003d5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	330c      	adds	r3, #12
 8003d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d72:	e853 3f00 	ldrex	r3, [r3]
 8003d76:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003d78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d7a:	f023 0310 	bic.w	r3, r3, #16
 8003d7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	330c      	adds	r3, #12
 8003d88:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003d8c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003d8e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003d92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003d94:	e841 2300 	strex	r3, r2, [r1]
 8003d98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003d9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d1e3      	bne.n	8003d68 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7fe fe94 	bl	8002ad2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2202      	movs	r2, #2
 8003dae:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f000 f8c1 	bl	8003f48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003dc6:	e09b      	b.n	8003f00 <HAL_UART_IRQHandler+0x518>
 8003dc8:	080040d9 	.word	0x080040d9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f000 808e 	beq.w	8003f04 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003de8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 8089 	beq.w	8003f04 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	330c      	adds	r3, #12
 8003df8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dfc:	e853 3f00 	ldrex	r3, [r3]
 8003e00:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e08:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	330c      	adds	r3, #12
 8003e12:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003e16:	647a      	str	r2, [r7, #68]	@ 0x44
 8003e18:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e1e:	e841 2300 	strex	r3, r2, [r1]
 8003e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d1e3      	bne.n	8003df2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	3314      	adds	r3, #20
 8003e30:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e34:	e853 3f00 	ldrex	r3, [r3]
 8003e38:	623b      	str	r3, [r7, #32]
   return(result);
 8003e3a:	6a3b      	ldr	r3, [r7, #32]
 8003e3c:	f023 0301 	bic.w	r3, r3, #1
 8003e40:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	3314      	adds	r3, #20
 8003e4a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003e4e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e56:	e841 2300 	strex	r3, r2, [r1]
 8003e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1e3      	bne.n	8003e2a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2220      	movs	r2, #32
 8003e66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	330c      	adds	r3, #12
 8003e76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	e853 3f00 	ldrex	r3, [r3]
 8003e7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f023 0310 	bic.w	r3, r3, #16
 8003e86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	330c      	adds	r3, #12
 8003e90:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003e94:	61fa      	str	r2, [r7, #28]
 8003e96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e98:	69b9      	ldr	r1, [r7, #24]
 8003e9a:	69fa      	ldr	r2, [r7, #28]
 8003e9c:	e841 2300 	strex	r3, r2, [r1]
 8003ea0:	617b      	str	r3, [r7, #20]
   return(result);
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d1e3      	bne.n	8003e70 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2202      	movs	r2, #2
 8003eac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003eae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f000 f847 	bl	8003f48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003eba:	e023      	b.n	8003f04 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ec0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d009      	beq.n	8003edc <HAL_UART_IRQHandler+0x4f4>
 8003ec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ecc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d003      	beq.n	8003edc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	f000 f913 	bl	8004100 <UART_Transmit_IT>
    return;
 8003eda:	e014      	b.n	8003f06 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003edc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d00e      	beq.n	8003f06 <HAL_UART_IRQHandler+0x51e>
 8003ee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d008      	beq.n	8003f06 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 f953 	bl	80041a0 <UART_EndTransmit_IT>
    return;
 8003efa:	e004      	b.n	8003f06 <HAL_UART_IRQHandler+0x51e>
    return;
 8003efc:	bf00      	nop
 8003efe:	e002      	b.n	8003f06 <HAL_UART_IRQHandler+0x51e>
      return;
 8003f00:	bf00      	nop
 8003f02:	e000      	b.n	8003f06 <HAL_UART_IRQHandler+0x51e>
      return;
 8003f04:	bf00      	nop
  }
}
 8003f06:	37e8      	adds	r7, #232	@ 0xe8
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003f14:	bf00      	nop
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003f28:	bf00      	nop
 8003f2a:	370c      	adds	r7, #12
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr

08003f34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003f3c:	bf00      	nop
 8003f3e:	370c      	adds	r7, #12
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	460b      	mov	r3, r1
 8003f52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f54:	bf00      	nop
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b086      	sub	sp, #24
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	603b      	str	r3, [r7, #0]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f70:	e03b      	b.n	8003fea <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f72:	6a3b      	ldr	r3, [r7, #32]
 8003f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f78:	d037      	beq.n	8003fea <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f7a:	f7fe fc69 	bl	8002850 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	6a3a      	ldr	r2, [r7, #32]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d302      	bcc.n	8003f90 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f8a:	6a3b      	ldr	r3, [r7, #32]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e03a      	b.n	800400a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	f003 0304 	and.w	r3, r3, #4
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d023      	beq.n	8003fea <UART_WaitOnFlagUntilTimeout+0x8a>
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	2b80      	cmp	r3, #128	@ 0x80
 8003fa6:	d020      	beq.n	8003fea <UART_WaitOnFlagUntilTimeout+0x8a>
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	2b40      	cmp	r3, #64	@ 0x40
 8003fac:	d01d      	beq.n	8003fea <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0308 	and.w	r3, r3, #8
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d116      	bne.n	8003fea <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	617b      	str	r3, [r7, #20]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	617b      	str	r3, [r7, #20]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	617b      	str	r3, [r7, #20]
 8003fd0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003fd2:	68f8      	ldr	r0, [r7, #12]
 8003fd4:	f000 f81d 	bl	8004012 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2208      	movs	r2, #8
 8003fdc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e00f      	b.n	800400a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	68ba      	ldr	r2, [r7, #8]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	bf0c      	ite	eq
 8003ffa:	2301      	moveq	r3, #1
 8003ffc:	2300      	movne	r3, #0
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	461a      	mov	r2, r3
 8004002:	79fb      	ldrb	r3, [r7, #7]
 8004004:	429a      	cmp	r2, r3
 8004006:	d0b4      	beq.n	8003f72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3718      	adds	r7, #24
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004012:	b480      	push	{r7}
 8004014:	b095      	sub	sp, #84	@ 0x54
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	330c      	adds	r3, #12
 8004020:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004024:	e853 3f00 	ldrex	r3, [r3]
 8004028:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800402a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800402c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004030:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	330c      	adds	r3, #12
 8004038:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800403a:	643a      	str	r2, [r7, #64]	@ 0x40
 800403c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004040:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004042:	e841 2300 	strex	r3, r2, [r1]
 8004046:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1e5      	bne.n	800401a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	3314      	adds	r3, #20
 8004054:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004056:	6a3b      	ldr	r3, [r7, #32]
 8004058:	e853 3f00 	ldrex	r3, [r3]
 800405c:	61fb      	str	r3, [r7, #28]
   return(result);
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	f023 0301 	bic.w	r3, r3, #1
 8004064:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	3314      	adds	r3, #20
 800406c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800406e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004070:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004072:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004074:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004076:	e841 2300 	strex	r3, r2, [r1]
 800407a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800407c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1e5      	bne.n	800404e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004086:	2b01      	cmp	r3, #1
 8004088:	d119      	bne.n	80040be <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	330c      	adds	r3, #12
 8004090:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	e853 3f00 	ldrex	r3, [r3]
 8004098:	60bb      	str	r3, [r7, #8]
   return(result);
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	f023 0310 	bic.w	r3, r3, #16
 80040a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	330c      	adds	r3, #12
 80040a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040aa:	61ba      	str	r2, [r7, #24]
 80040ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ae:	6979      	ldr	r1, [r7, #20]
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	e841 2300 	strex	r3, r2, [r1]
 80040b6:	613b      	str	r3, [r7, #16]
   return(result);
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1e5      	bne.n	800408a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2220      	movs	r2, #32
 80040c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80040cc:	bf00      	nop
 80040ce:	3754      	adds	r7, #84	@ 0x54
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040f2:	68f8      	ldr	r0, [r7, #12]
 80040f4:	f7ff ff1e 	bl	8003f34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040f8:	bf00      	nop
 80040fa:	3710      	adds	r7, #16
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004100:	b480      	push	{r7}
 8004102:	b085      	sub	sp, #20
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800410e:	b2db      	uxtb	r3, r3
 8004110:	2b21      	cmp	r3, #33	@ 0x21
 8004112:	d13e      	bne.n	8004192 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800411c:	d114      	bne.n	8004148 <UART_Transmit_IT+0x48>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d110      	bne.n	8004148 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	881b      	ldrh	r3, [r3, #0]
 8004130:	461a      	mov	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800413a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a1b      	ldr	r3, [r3, #32]
 8004140:	1c9a      	adds	r2, r3, #2
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	621a      	str	r2, [r3, #32]
 8004146:	e008      	b.n	800415a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a1b      	ldr	r3, [r3, #32]
 800414c:	1c59      	adds	r1, r3, #1
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	6211      	str	r1, [r2, #32]
 8004152:	781a      	ldrb	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800415e:	b29b      	uxth	r3, r3
 8004160:	3b01      	subs	r3, #1
 8004162:	b29b      	uxth	r3, r3
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	4619      	mov	r1, r3
 8004168:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10f      	bne.n	800418e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68da      	ldr	r2, [r3, #12]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800417c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68da      	ldr	r2, [r3, #12]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800418c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800418e:	2300      	movs	r3, #0
 8004190:	e000      	b.n	8004194 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004192:	2302      	movs	r3, #2
  }
}
 8004194:	4618      	mov	r0, r3
 8004196:	3714      	adds	r7, #20
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68da      	ldr	r2, [r3, #12]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041b6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2220      	movs	r2, #32
 80041bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f7ff fea3 	bl	8003f0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3708      	adds	r7, #8
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b08c      	sub	sp, #48	@ 0x30
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b22      	cmp	r3, #34	@ 0x22
 80041e2:	f040 80ae 	bne.w	8004342 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ee:	d117      	bne.n	8004220 <UART_Receive_IT+0x50>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d113      	bne.n	8004220 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80041f8:	2300      	movs	r3, #0
 80041fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004200:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	b29b      	uxth	r3, r3
 800420a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800420e:	b29a      	uxth	r2, r3
 8004210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004212:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004218:	1c9a      	adds	r2, r3, #2
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	629a      	str	r2, [r3, #40]	@ 0x28
 800421e:	e026      	b.n	800426e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004224:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004226:	2300      	movs	r3, #0
 8004228:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004232:	d007      	beq.n	8004244 <UART_Receive_IT+0x74>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d10a      	bne.n	8004252 <UART_Receive_IT+0x82>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d106      	bne.n	8004252 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	b2da      	uxtb	r2, r3
 800424c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800424e:	701a      	strb	r2, [r3, #0]
 8004250:	e008      	b.n	8004264 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	b2db      	uxtb	r3, r3
 800425a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800425e:	b2da      	uxtb	r2, r3
 8004260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004262:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004268:	1c5a      	adds	r2, r3, #1
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004272:	b29b      	uxth	r3, r3
 8004274:	3b01      	subs	r3, #1
 8004276:	b29b      	uxth	r3, r3
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	4619      	mov	r1, r3
 800427c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800427e:	2b00      	cmp	r3, #0
 8004280:	d15d      	bne.n	800433e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68da      	ldr	r2, [r3, #12]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f022 0220 	bic.w	r2, r2, #32
 8004290:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68da      	ldr	r2, [r3, #12]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80042a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695a      	ldr	r2, [r3, #20]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f022 0201 	bic.w	r2, r2, #1
 80042b0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2220      	movs	r2, #32
 80042b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d135      	bne.n	8004334 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	330c      	adds	r3, #12
 80042d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	e853 3f00 	ldrex	r3, [r3]
 80042dc:	613b      	str	r3, [r7, #16]
   return(result);
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	f023 0310 	bic.w	r3, r3, #16
 80042e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	330c      	adds	r3, #12
 80042ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042ee:	623a      	str	r2, [r7, #32]
 80042f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f2:	69f9      	ldr	r1, [r7, #28]
 80042f4:	6a3a      	ldr	r2, [r7, #32]
 80042f6:	e841 2300 	strex	r3, r2, [r1]
 80042fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1e5      	bne.n	80042ce <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0310 	and.w	r3, r3, #16
 800430c:	2b10      	cmp	r3, #16
 800430e:	d10a      	bne.n	8004326 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004310:	2300      	movs	r3, #0
 8004312:	60fb      	str	r3, [r7, #12]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	60fb      	str	r3, [r7, #12]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	60fb      	str	r3, [r7, #12]
 8004324:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800432a:	4619      	mov	r1, r3
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f7ff fe0b 	bl	8003f48 <HAL_UARTEx_RxEventCallback>
 8004332:	e002      	b.n	800433a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f7ff fdf3 	bl	8003f20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800433a:	2300      	movs	r3, #0
 800433c:	e002      	b.n	8004344 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800433e:	2300      	movs	r3, #0
 8004340:	e000      	b.n	8004344 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004342:	2302      	movs	r3, #2
  }
}
 8004344:	4618      	mov	r0, r3
 8004346:	3730      	adds	r7, #48	@ 0x30
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800434c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004350:	b0c0      	sub	sp, #256	@ 0x100
 8004352:	af00      	add	r7, sp, #0
 8004354:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	691b      	ldr	r3, [r3, #16]
 8004360:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004368:	68d9      	ldr	r1, [r3, #12]
 800436a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	ea40 0301 	orr.w	r3, r0, r1
 8004374:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800437a:	689a      	ldr	r2, [r3, #8]
 800437c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	431a      	orrs	r2, r3
 8004384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	431a      	orrs	r2, r3
 800438c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004390:	69db      	ldr	r3, [r3, #28]
 8004392:	4313      	orrs	r3, r2
 8004394:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80043a4:	f021 010c 	bic.w	r1, r1, #12
 80043a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80043b2:	430b      	orrs	r3, r1
 80043b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	695b      	ldr	r3, [r3, #20]
 80043be:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80043c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c6:	6999      	ldr	r1, [r3, #24]
 80043c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	ea40 0301 	orr.w	r3, r0, r1
 80043d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	4b8f      	ldr	r3, [pc, #572]	@ (8004618 <UART_SetConfig+0x2cc>)
 80043dc:	429a      	cmp	r2, r3
 80043de:	d005      	beq.n	80043ec <UART_SetConfig+0xa0>
 80043e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	4b8d      	ldr	r3, [pc, #564]	@ (800461c <UART_SetConfig+0x2d0>)
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d104      	bne.n	80043f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043ec:	f7ff fa0c 	bl	8003808 <HAL_RCC_GetPCLK2Freq>
 80043f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80043f4:	e003      	b.n	80043fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80043f6:	f7ff f9f3 	bl	80037e0 <HAL_RCC_GetPCLK1Freq>
 80043fa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004402:	69db      	ldr	r3, [r3, #28]
 8004404:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004408:	f040 810c 	bne.w	8004624 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800440c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004410:	2200      	movs	r2, #0
 8004412:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004416:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800441a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800441e:	4622      	mov	r2, r4
 8004420:	462b      	mov	r3, r5
 8004422:	1891      	adds	r1, r2, r2
 8004424:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004426:	415b      	adcs	r3, r3
 8004428:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800442a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800442e:	4621      	mov	r1, r4
 8004430:	eb12 0801 	adds.w	r8, r2, r1
 8004434:	4629      	mov	r1, r5
 8004436:	eb43 0901 	adc.w	r9, r3, r1
 800443a:	f04f 0200 	mov.w	r2, #0
 800443e:	f04f 0300 	mov.w	r3, #0
 8004442:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004446:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800444a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800444e:	4690      	mov	r8, r2
 8004450:	4699      	mov	r9, r3
 8004452:	4623      	mov	r3, r4
 8004454:	eb18 0303 	adds.w	r3, r8, r3
 8004458:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800445c:	462b      	mov	r3, r5
 800445e:	eb49 0303 	adc.w	r3, r9, r3
 8004462:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004472:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004476:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800447a:	460b      	mov	r3, r1
 800447c:	18db      	adds	r3, r3, r3
 800447e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004480:	4613      	mov	r3, r2
 8004482:	eb42 0303 	adc.w	r3, r2, r3
 8004486:	657b      	str	r3, [r7, #84]	@ 0x54
 8004488:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800448c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004490:	f7fc fbe2 	bl	8000c58 <__aeabi_uldivmod>
 8004494:	4602      	mov	r2, r0
 8004496:	460b      	mov	r3, r1
 8004498:	4b61      	ldr	r3, [pc, #388]	@ (8004620 <UART_SetConfig+0x2d4>)
 800449a:	fba3 2302 	umull	r2, r3, r3, r2
 800449e:	095b      	lsrs	r3, r3, #5
 80044a0:	011c      	lsls	r4, r3, #4
 80044a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044a6:	2200      	movs	r2, #0
 80044a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80044ac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80044b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80044b4:	4642      	mov	r2, r8
 80044b6:	464b      	mov	r3, r9
 80044b8:	1891      	adds	r1, r2, r2
 80044ba:	64b9      	str	r1, [r7, #72]	@ 0x48
 80044bc:	415b      	adcs	r3, r3
 80044be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80044c4:	4641      	mov	r1, r8
 80044c6:	eb12 0a01 	adds.w	sl, r2, r1
 80044ca:	4649      	mov	r1, r9
 80044cc:	eb43 0b01 	adc.w	fp, r3, r1
 80044d0:	f04f 0200 	mov.w	r2, #0
 80044d4:	f04f 0300 	mov.w	r3, #0
 80044d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80044dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80044e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044e4:	4692      	mov	sl, r2
 80044e6:	469b      	mov	fp, r3
 80044e8:	4643      	mov	r3, r8
 80044ea:	eb1a 0303 	adds.w	r3, sl, r3
 80044ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044f2:	464b      	mov	r3, r9
 80044f4:	eb4b 0303 	adc.w	r3, fp, r3
 80044f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80044fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004508:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800450c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004510:	460b      	mov	r3, r1
 8004512:	18db      	adds	r3, r3, r3
 8004514:	643b      	str	r3, [r7, #64]	@ 0x40
 8004516:	4613      	mov	r3, r2
 8004518:	eb42 0303 	adc.w	r3, r2, r3
 800451c:	647b      	str	r3, [r7, #68]	@ 0x44
 800451e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004522:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004526:	f7fc fb97 	bl	8000c58 <__aeabi_uldivmod>
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	4611      	mov	r1, r2
 8004530:	4b3b      	ldr	r3, [pc, #236]	@ (8004620 <UART_SetConfig+0x2d4>)
 8004532:	fba3 2301 	umull	r2, r3, r3, r1
 8004536:	095b      	lsrs	r3, r3, #5
 8004538:	2264      	movs	r2, #100	@ 0x64
 800453a:	fb02 f303 	mul.w	r3, r2, r3
 800453e:	1acb      	subs	r3, r1, r3
 8004540:	00db      	lsls	r3, r3, #3
 8004542:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004546:	4b36      	ldr	r3, [pc, #216]	@ (8004620 <UART_SetConfig+0x2d4>)
 8004548:	fba3 2302 	umull	r2, r3, r3, r2
 800454c:	095b      	lsrs	r3, r3, #5
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004554:	441c      	add	r4, r3
 8004556:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800455a:	2200      	movs	r2, #0
 800455c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004560:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004564:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004568:	4642      	mov	r2, r8
 800456a:	464b      	mov	r3, r9
 800456c:	1891      	adds	r1, r2, r2
 800456e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004570:	415b      	adcs	r3, r3
 8004572:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004574:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004578:	4641      	mov	r1, r8
 800457a:	1851      	adds	r1, r2, r1
 800457c:	6339      	str	r1, [r7, #48]	@ 0x30
 800457e:	4649      	mov	r1, r9
 8004580:	414b      	adcs	r3, r1
 8004582:	637b      	str	r3, [r7, #52]	@ 0x34
 8004584:	f04f 0200 	mov.w	r2, #0
 8004588:	f04f 0300 	mov.w	r3, #0
 800458c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004590:	4659      	mov	r1, fp
 8004592:	00cb      	lsls	r3, r1, #3
 8004594:	4651      	mov	r1, sl
 8004596:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800459a:	4651      	mov	r1, sl
 800459c:	00ca      	lsls	r2, r1, #3
 800459e:	4610      	mov	r0, r2
 80045a0:	4619      	mov	r1, r3
 80045a2:	4603      	mov	r3, r0
 80045a4:	4642      	mov	r2, r8
 80045a6:	189b      	adds	r3, r3, r2
 80045a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045ac:	464b      	mov	r3, r9
 80045ae:	460a      	mov	r2, r1
 80045b0:	eb42 0303 	adc.w	r3, r2, r3
 80045b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80045c4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80045c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80045cc:	460b      	mov	r3, r1
 80045ce:	18db      	adds	r3, r3, r3
 80045d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045d2:	4613      	mov	r3, r2
 80045d4:	eb42 0303 	adc.w	r3, r2, r3
 80045d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80045de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80045e2:	f7fc fb39 	bl	8000c58 <__aeabi_uldivmod>
 80045e6:	4602      	mov	r2, r0
 80045e8:	460b      	mov	r3, r1
 80045ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004620 <UART_SetConfig+0x2d4>)
 80045ec:	fba3 1302 	umull	r1, r3, r3, r2
 80045f0:	095b      	lsrs	r3, r3, #5
 80045f2:	2164      	movs	r1, #100	@ 0x64
 80045f4:	fb01 f303 	mul.w	r3, r1, r3
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	00db      	lsls	r3, r3, #3
 80045fc:	3332      	adds	r3, #50	@ 0x32
 80045fe:	4a08      	ldr	r2, [pc, #32]	@ (8004620 <UART_SetConfig+0x2d4>)
 8004600:	fba2 2303 	umull	r2, r3, r2, r3
 8004604:	095b      	lsrs	r3, r3, #5
 8004606:	f003 0207 	and.w	r2, r3, #7
 800460a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4422      	add	r2, r4
 8004612:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004614:	e106      	b.n	8004824 <UART_SetConfig+0x4d8>
 8004616:	bf00      	nop
 8004618:	40011000 	.word	0x40011000
 800461c:	40011400 	.word	0x40011400
 8004620:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004624:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004628:	2200      	movs	r2, #0
 800462a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800462e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004632:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004636:	4642      	mov	r2, r8
 8004638:	464b      	mov	r3, r9
 800463a:	1891      	adds	r1, r2, r2
 800463c:	6239      	str	r1, [r7, #32]
 800463e:	415b      	adcs	r3, r3
 8004640:	627b      	str	r3, [r7, #36]	@ 0x24
 8004642:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004646:	4641      	mov	r1, r8
 8004648:	1854      	adds	r4, r2, r1
 800464a:	4649      	mov	r1, r9
 800464c:	eb43 0501 	adc.w	r5, r3, r1
 8004650:	f04f 0200 	mov.w	r2, #0
 8004654:	f04f 0300 	mov.w	r3, #0
 8004658:	00eb      	lsls	r3, r5, #3
 800465a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800465e:	00e2      	lsls	r2, r4, #3
 8004660:	4614      	mov	r4, r2
 8004662:	461d      	mov	r5, r3
 8004664:	4643      	mov	r3, r8
 8004666:	18e3      	adds	r3, r4, r3
 8004668:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800466c:	464b      	mov	r3, r9
 800466e:	eb45 0303 	adc.w	r3, r5, r3
 8004672:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004682:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004686:	f04f 0200 	mov.w	r2, #0
 800468a:	f04f 0300 	mov.w	r3, #0
 800468e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004692:	4629      	mov	r1, r5
 8004694:	008b      	lsls	r3, r1, #2
 8004696:	4621      	mov	r1, r4
 8004698:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800469c:	4621      	mov	r1, r4
 800469e:	008a      	lsls	r2, r1, #2
 80046a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80046a4:	f7fc fad8 	bl	8000c58 <__aeabi_uldivmod>
 80046a8:	4602      	mov	r2, r0
 80046aa:	460b      	mov	r3, r1
 80046ac:	4b60      	ldr	r3, [pc, #384]	@ (8004830 <UART_SetConfig+0x4e4>)
 80046ae:	fba3 2302 	umull	r2, r3, r3, r2
 80046b2:	095b      	lsrs	r3, r3, #5
 80046b4:	011c      	lsls	r4, r3, #4
 80046b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046ba:	2200      	movs	r2, #0
 80046bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80046c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80046c8:	4642      	mov	r2, r8
 80046ca:	464b      	mov	r3, r9
 80046cc:	1891      	adds	r1, r2, r2
 80046ce:	61b9      	str	r1, [r7, #24]
 80046d0:	415b      	adcs	r3, r3
 80046d2:	61fb      	str	r3, [r7, #28]
 80046d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046d8:	4641      	mov	r1, r8
 80046da:	1851      	adds	r1, r2, r1
 80046dc:	6139      	str	r1, [r7, #16]
 80046de:	4649      	mov	r1, r9
 80046e0:	414b      	adcs	r3, r1
 80046e2:	617b      	str	r3, [r7, #20]
 80046e4:	f04f 0200 	mov.w	r2, #0
 80046e8:	f04f 0300 	mov.w	r3, #0
 80046ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046f0:	4659      	mov	r1, fp
 80046f2:	00cb      	lsls	r3, r1, #3
 80046f4:	4651      	mov	r1, sl
 80046f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046fa:	4651      	mov	r1, sl
 80046fc:	00ca      	lsls	r2, r1, #3
 80046fe:	4610      	mov	r0, r2
 8004700:	4619      	mov	r1, r3
 8004702:	4603      	mov	r3, r0
 8004704:	4642      	mov	r2, r8
 8004706:	189b      	adds	r3, r3, r2
 8004708:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800470c:	464b      	mov	r3, r9
 800470e:	460a      	mov	r2, r1
 8004710:	eb42 0303 	adc.w	r3, r2, r3
 8004714:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004722:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004724:	f04f 0200 	mov.w	r2, #0
 8004728:	f04f 0300 	mov.w	r3, #0
 800472c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004730:	4649      	mov	r1, r9
 8004732:	008b      	lsls	r3, r1, #2
 8004734:	4641      	mov	r1, r8
 8004736:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800473a:	4641      	mov	r1, r8
 800473c:	008a      	lsls	r2, r1, #2
 800473e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004742:	f7fc fa89 	bl	8000c58 <__aeabi_uldivmod>
 8004746:	4602      	mov	r2, r0
 8004748:	460b      	mov	r3, r1
 800474a:	4611      	mov	r1, r2
 800474c:	4b38      	ldr	r3, [pc, #224]	@ (8004830 <UART_SetConfig+0x4e4>)
 800474e:	fba3 2301 	umull	r2, r3, r3, r1
 8004752:	095b      	lsrs	r3, r3, #5
 8004754:	2264      	movs	r2, #100	@ 0x64
 8004756:	fb02 f303 	mul.w	r3, r2, r3
 800475a:	1acb      	subs	r3, r1, r3
 800475c:	011b      	lsls	r3, r3, #4
 800475e:	3332      	adds	r3, #50	@ 0x32
 8004760:	4a33      	ldr	r2, [pc, #204]	@ (8004830 <UART_SetConfig+0x4e4>)
 8004762:	fba2 2303 	umull	r2, r3, r2, r3
 8004766:	095b      	lsrs	r3, r3, #5
 8004768:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800476c:	441c      	add	r4, r3
 800476e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004772:	2200      	movs	r2, #0
 8004774:	673b      	str	r3, [r7, #112]	@ 0x70
 8004776:	677a      	str	r2, [r7, #116]	@ 0x74
 8004778:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800477c:	4642      	mov	r2, r8
 800477e:	464b      	mov	r3, r9
 8004780:	1891      	adds	r1, r2, r2
 8004782:	60b9      	str	r1, [r7, #8]
 8004784:	415b      	adcs	r3, r3
 8004786:	60fb      	str	r3, [r7, #12]
 8004788:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800478c:	4641      	mov	r1, r8
 800478e:	1851      	adds	r1, r2, r1
 8004790:	6039      	str	r1, [r7, #0]
 8004792:	4649      	mov	r1, r9
 8004794:	414b      	adcs	r3, r1
 8004796:	607b      	str	r3, [r7, #4]
 8004798:	f04f 0200 	mov.w	r2, #0
 800479c:	f04f 0300 	mov.w	r3, #0
 80047a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80047a4:	4659      	mov	r1, fp
 80047a6:	00cb      	lsls	r3, r1, #3
 80047a8:	4651      	mov	r1, sl
 80047aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047ae:	4651      	mov	r1, sl
 80047b0:	00ca      	lsls	r2, r1, #3
 80047b2:	4610      	mov	r0, r2
 80047b4:	4619      	mov	r1, r3
 80047b6:	4603      	mov	r3, r0
 80047b8:	4642      	mov	r2, r8
 80047ba:	189b      	adds	r3, r3, r2
 80047bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047be:	464b      	mov	r3, r9
 80047c0:	460a      	mov	r2, r1
 80047c2:	eb42 0303 	adc.w	r3, r2, r3
 80047c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80047c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80047d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80047d4:	f04f 0200 	mov.w	r2, #0
 80047d8:	f04f 0300 	mov.w	r3, #0
 80047dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80047e0:	4649      	mov	r1, r9
 80047e2:	008b      	lsls	r3, r1, #2
 80047e4:	4641      	mov	r1, r8
 80047e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047ea:	4641      	mov	r1, r8
 80047ec:	008a      	lsls	r2, r1, #2
 80047ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80047f2:	f7fc fa31 	bl	8000c58 <__aeabi_uldivmod>
 80047f6:	4602      	mov	r2, r0
 80047f8:	460b      	mov	r3, r1
 80047fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004830 <UART_SetConfig+0x4e4>)
 80047fc:	fba3 1302 	umull	r1, r3, r3, r2
 8004800:	095b      	lsrs	r3, r3, #5
 8004802:	2164      	movs	r1, #100	@ 0x64
 8004804:	fb01 f303 	mul.w	r3, r1, r3
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	011b      	lsls	r3, r3, #4
 800480c:	3332      	adds	r3, #50	@ 0x32
 800480e:	4a08      	ldr	r2, [pc, #32]	@ (8004830 <UART_SetConfig+0x4e4>)
 8004810:	fba2 2303 	umull	r2, r3, r2, r3
 8004814:	095b      	lsrs	r3, r3, #5
 8004816:	f003 020f 	and.w	r2, r3, #15
 800481a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4422      	add	r2, r4
 8004822:	609a      	str	r2, [r3, #8]
}
 8004824:	bf00      	nop
 8004826:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800482a:	46bd      	mov	sp, r7
 800482c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004830:	51eb851f 	.word	0x51eb851f

08004834 <atoi>:
 8004834:	220a      	movs	r2, #10
 8004836:	2100      	movs	r1, #0
 8004838:	f000 b87a 	b.w	8004930 <strtol>

0800483c <_strtol_l.constprop.0>:
 800483c:	2b24      	cmp	r3, #36	@ 0x24
 800483e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004842:	4686      	mov	lr, r0
 8004844:	4690      	mov	r8, r2
 8004846:	d801      	bhi.n	800484c <_strtol_l.constprop.0+0x10>
 8004848:	2b01      	cmp	r3, #1
 800484a:	d106      	bne.n	800485a <_strtol_l.constprop.0+0x1e>
 800484c:	f000 fe4a 	bl	80054e4 <__errno>
 8004850:	2316      	movs	r3, #22
 8004852:	6003      	str	r3, [r0, #0]
 8004854:	2000      	movs	r0, #0
 8004856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800485a:	4834      	ldr	r0, [pc, #208]	@ (800492c <_strtol_l.constprop.0+0xf0>)
 800485c:	460d      	mov	r5, r1
 800485e:	462a      	mov	r2, r5
 8004860:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004864:	5d06      	ldrb	r6, [r0, r4]
 8004866:	f016 0608 	ands.w	r6, r6, #8
 800486a:	d1f8      	bne.n	800485e <_strtol_l.constprop.0+0x22>
 800486c:	2c2d      	cmp	r4, #45	@ 0x2d
 800486e:	d12d      	bne.n	80048cc <_strtol_l.constprop.0+0x90>
 8004870:	782c      	ldrb	r4, [r5, #0]
 8004872:	2601      	movs	r6, #1
 8004874:	1c95      	adds	r5, r2, #2
 8004876:	f033 0210 	bics.w	r2, r3, #16
 800487a:	d109      	bne.n	8004890 <_strtol_l.constprop.0+0x54>
 800487c:	2c30      	cmp	r4, #48	@ 0x30
 800487e:	d12a      	bne.n	80048d6 <_strtol_l.constprop.0+0x9a>
 8004880:	782a      	ldrb	r2, [r5, #0]
 8004882:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004886:	2a58      	cmp	r2, #88	@ 0x58
 8004888:	d125      	bne.n	80048d6 <_strtol_l.constprop.0+0x9a>
 800488a:	786c      	ldrb	r4, [r5, #1]
 800488c:	2310      	movs	r3, #16
 800488e:	3502      	adds	r5, #2
 8004890:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8004894:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004898:	2200      	movs	r2, #0
 800489a:	fbbc f9f3 	udiv	r9, ip, r3
 800489e:	4610      	mov	r0, r2
 80048a0:	fb03 ca19 	mls	sl, r3, r9, ip
 80048a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80048a8:	2f09      	cmp	r7, #9
 80048aa:	d81b      	bhi.n	80048e4 <_strtol_l.constprop.0+0xa8>
 80048ac:	463c      	mov	r4, r7
 80048ae:	42a3      	cmp	r3, r4
 80048b0:	dd27      	ble.n	8004902 <_strtol_l.constprop.0+0xc6>
 80048b2:	1c57      	adds	r7, r2, #1
 80048b4:	d007      	beq.n	80048c6 <_strtol_l.constprop.0+0x8a>
 80048b6:	4581      	cmp	r9, r0
 80048b8:	d320      	bcc.n	80048fc <_strtol_l.constprop.0+0xc0>
 80048ba:	d101      	bne.n	80048c0 <_strtol_l.constprop.0+0x84>
 80048bc:	45a2      	cmp	sl, r4
 80048be:	db1d      	blt.n	80048fc <_strtol_l.constprop.0+0xc0>
 80048c0:	fb00 4003 	mla	r0, r0, r3, r4
 80048c4:	2201      	movs	r2, #1
 80048c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80048ca:	e7eb      	b.n	80048a4 <_strtol_l.constprop.0+0x68>
 80048cc:	2c2b      	cmp	r4, #43	@ 0x2b
 80048ce:	bf04      	itt	eq
 80048d0:	782c      	ldrbeq	r4, [r5, #0]
 80048d2:	1c95      	addeq	r5, r2, #2
 80048d4:	e7cf      	b.n	8004876 <_strtol_l.constprop.0+0x3a>
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d1da      	bne.n	8004890 <_strtol_l.constprop.0+0x54>
 80048da:	2c30      	cmp	r4, #48	@ 0x30
 80048dc:	bf0c      	ite	eq
 80048de:	2308      	moveq	r3, #8
 80048e0:	230a      	movne	r3, #10
 80048e2:	e7d5      	b.n	8004890 <_strtol_l.constprop.0+0x54>
 80048e4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80048e8:	2f19      	cmp	r7, #25
 80048ea:	d801      	bhi.n	80048f0 <_strtol_l.constprop.0+0xb4>
 80048ec:	3c37      	subs	r4, #55	@ 0x37
 80048ee:	e7de      	b.n	80048ae <_strtol_l.constprop.0+0x72>
 80048f0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80048f4:	2f19      	cmp	r7, #25
 80048f6:	d804      	bhi.n	8004902 <_strtol_l.constprop.0+0xc6>
 80048f8:	3c57      	subs	r4, #87	@ 0x57
 80048fa:	e7d8      	b.n	80048ae <_strtol_l.constprop.0+0x72>
 80048fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004900:	e7e1      	b.n	80048c6 <_strtol_l.constprop.0+0x8a>
 8004902:	1c53      	adds	r3, r2, #1
 8004904:	d108      	bne.n	8004918 <_strtol_l.constprop.0+0xdc>
 8004906:	2322      	movs	r3, #34	@ 0x22
 8004908:	f8ce 3000 	str.w	r3, [lr]
 800490c:	4660      	mov	r0, ip
 800490e:	f1b8 0f00 	cmp.w	r8, #0
 8004912:	d0a0      	beq.n	8004856 <_strtol_l.constprop.0+0x1a>
 8004914:	1e69      	subs	r1, r5, #1
 8004916:	e006      	b.n	8004926 <_strtol_l.constprop.0+0xea>
 8004918:	b106      	cbz	r6, 800491c <_strtol_l.constprop.0+0xe0>
 800491a:	4240      	negs	r0, r0
 800491c:	f1b8 0f00 	cmp.w	r8, #0
 8004920:	d099      	beq.n	8004856 <_strtol_l.constprop.0+0x1a>
 8004922:	2a00      	cmp	r2, #0
 8004924:	d1f6      	bne.n	8004914 <_strtol_l.constprop.0+0xd8>
 8004926:	f8c8 1000 	str.w	r1, [r8]
 800492a:	e794      	b.n	8004856 <_strtol_l.constprop.0+0x1a>
 800492c:	08009261 	.word	0x08009261

08004930 <strtol>:
 8004930:	4613      	mov	r3, r2
 8004932:	460a      	mov	r2, r1
 8004934:	4601      	mov	r1, r0
 8004936:	4802      	ldr	r0, [pc, #8]	@ (8004940 <strtol+0x10>)
 8004938:	6800      	ldr	r0, [r0, #0]
 800493a:	f7ff bf7f 	b.w	800483c <_strtol_l.constprop.0>
 800493e:	bf00      	nop
 8004940:	20000028 	.word	0x20000028

08004944 <__cvt>:
 8004944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004948:	ec57 6b10 	vmov	r6, r7, d0
 800494c:	2f00      	cmp	r7, #0
 800494e:	460c      	mov	r4, r1
 8004950:	4619      	mov	r1, r3
 8004952:	463b      	mov	r3, r7
 8004954:	bfbb      	ittet	lt
 8004956:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800495a:	461f      	movlt	r7, r3
 800495c:	2300      	movge	r3, #0
 800495e:	232d      	movlt	r3, #45	@ 0x2d
 8004960:	700b      	strb	r3, [r1, #0]
 8004962:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004964:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004968:	4691      	mov	r9, r2
 800496a:	f023 0820 	bic.w	r8, r3, #32
 800496e:	bfbc      	itt	lt
 8004970:	4632      	movlt	r2, r6
 8004972:	4616      	movlt	r6, r2
 8004974:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004978:	d005      	beq.n	8004986 <__cvt+0x42>
 800497a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800497e:	d100      	bne.n	8004982 <__cvt+0x3e>
 8004980:	3401      	adds	r4, #1
 8004982:	2102      	movs	r1, #2
 8004984:	e000      	b.n	8004988 <__cvt+0x44>
 8004986:	2103      	movs	r1, #3
 8004988:	ab03      	add	r3, sp, #12
 800498a:	9301      	str	r3, [sp, #4]
 800498c:	ab02      	add	r3, sp, #8
 800498e:	9300      	str	r3, [sp, #0]
 8004990:	ec47 6b10 	vmov	d0, r6, r7
 8004994:	4653      	mov	r3, sl
 8004996:	4622      	mov	r2, r4
 8004998:	f000 fe5a 	bl	8005650 <_dtoa_r>
 800499c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80049a0:	4605      	mov	r5, r0
 80049a2:	d119      	bne.n	80049d8 <__cvt+0x94>
 80049a4:	f019 0f01 	tst.w	r9, #1
 80049a8:	d00e      	beq.n	80049c8 <__cvt+0x84>
 80049aa:	eb00 0904 	add.w	r9, r0, r4
 80049ae:	2200      	movs	r2, #0
 80049b0:	2300      	movs	r3, #0
 80049b2:	4630      	mov	r0, r6
 80049b4:	4639      	mov	r1, r7
 80049b6:	f7fc f88f 	bl	8000ad8 <__aeabi_dcmpeq>
 80049ba:	b108      	cbz	r0, 80049c0 <__cvt+0x7c>
 80049bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80049c0:	2230      	movs	r2, #48	@ 0x30
 80049c2:	9b03      	ldr	r3, [sp, #12]
 80049c4:	454b      	cmp	r3, r9
 80049c6:	d31e      	bcc.n	8004a06 <__cvt+0xc2>
 80049c8:	9b03      	ldr	r3, [sp, #12]
 80049ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80049cc:	1b5b      	subs	r3, r3, r5
 80049ce:	4628      	mov	r0, r5
 80049d0:	6013      	str	r3, [r2, #0]
 80049d2:	b004      	add	sp, #16
 80049d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049dc:	eb00 0904 	add.w	r9, r0, r4
 80049e0:	d1e5      	bne.n	80049ae <__cvt+0x6a>
 80049e2:	7803      	ldrb	r3, [r0, #0]
 80049e4:	2b30      	cmp	r3, #48	@ 0x30
 80049e6:	d10a      	bne.n	80049fe <__cvt+0xba>
 80049e8:	2200      	movs	r2, #0
 80049ea:	2300      	movs	r3, #0
 80049ec:	4630      	mov	r0, r6
 80049ee:	4639      	mov	r1, r7
 80049f0:	f7fc f872 	bl	8000ad8 <__aeabi_dcmpeq>
 80049f4:	b918      	cbnz	r0, 80049fe <__cvt+0xba>
 80049f6:	f1c4 0401 	rsb	r4, r4, #1
 80049fa:	f8ca 4000 	str.w	r4, [sl]
 80049fe:	f8da 3000 	ldr.w	r3, [sl]
 8004a02:	4499      	add	r9, r3
 8004a04:	e7d3      	b.n	80049ae <__cvt+0x6a>
 8004a06:	1c59      	adds	r1, r3, #1
 8004a08:	9103      	str	r1, [sp, #12]
 8004a0a:	701a      	strb	r2, [r3, #0]
 8004a0c:	e7d9      	b.n	80049c2 <__cvt+0x7e>

08004a0e <__exponent>:
 8004a0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a10:	2900      	cmp	r1, #0
 8004a12:	bfba      	itte	lt
 8004a14:	4249      	neglt	r1, r1
 8004a16:	232d      	movlt	r3, #45	@ 0x2d
 8004a18:	232b      	movge	r3, #43	@ 0x2b
 8004a1a:	2909      	cmp	r1, #9
 8004a1c:	7002      	strb	r2, [r0, #0]
 8004a1e:	7043      	strb	r3, [r0, #1]
 8004a20:	dd29      	ble.n	8004a76 <__exponent+0x68>
 8004a22:	f10d 0307 	add.w	r3, sp, #7
 8004a26:	461d      	mov	r5, r3
 8004a28:	270a      	movs	r7, #10
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a30:	fb07 1416 	mls	r4, r7, r6, r1
 8004a34:	3430      	adds	r4, #48	@ 0x30
 8004a36:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a3a:	460c      	mov	r4, r1
 8004a3c:	2c63      	cmp	r4, #99	@ 0x63
 8004a3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a42:	4631      	mov	r1, r6
 8004a44:	dcf1      	bgt.n	8004a2a <__exponent+0x1c>
 8004a46:	3130      	adds	r1, #48	@ 0x30
 8004a48:	1e94      	subs	r4, r2, #2
 8004a4a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a4e:	1c41      	adds	r1, r0, #1
 8004a50:	4623      	mov	r3, r4
 8004a52:	42ab      	cmp	r3, r5
 8004a54:	d30a      	bcc.n	8004a6c <__exponent+0x5e>
 8004a56:	f10d 0309 	add.w	r3, sp, #9
 8004a5a:	1a9b      	subs	r3, r3, r2
 8004a5c:	42ac      	cmp	r4, r5
 8004a5e:	bf88      	it	hi
 8004a60:	2300      	movhi	r3, #0
 8004a62:	3302      	adds	r3, #2
 8004a64:	4403      	add	r3, r0
 8004a66:	1a18      	subs	r0, r3, r0
 8004a68:	b003      	add	sp, #12
 8004a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a6c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a70:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a74:	e7ed      	b.n	8004a52 <__exponent+0x44>
 8004a76:	2330      	movs	r3, #48	@ 0x30
 8004a78:	3130      	adds	r1, #48	@ 0x30
 8004a7a:	7083      	strb	r3, [r0, #2]
 8004a7c:	70c1      	strb	r1, [r0, #3]
 8004a7e:	1d03      	adds	r3, r0, #4
 8004a80:	e7f1      	b.n	8004a66 <__exponent+0x58>
	...

08004a84 <_printf_float>:
 8004a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a88:	b08d      	sub	sp, #52	@ 0x34
 8004a8a:	460c      	mov	r4, r1
 8004a8c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004a90:	4616      	mov	r6, r2
 8004a92:	461f      	mov	r7, r3
 8004a94:	4605      	mov	r5, r0
 8004a96:	f000 fcdb 	bl	8005450 <_localeconv_r>
 8004a9a:	6803      	ldr	r3, [r0, #0]
 8004a9c:	9304      	str	r3, [sp, #16]
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7fb fbee 	bl	8000280 <strlen>
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	930a      	str	r3, [sp, #40]	@ 0x28
 8004aa8:	f8d8 3000 	ldr.w	r3, [r8]
 8004aac:	9005      	str	r0, [sp, #20]
 8004aae:	3307      	adds	r3, #7
 8004ab0:	f023 0307 	bic.w	r3, r3, #7
 8004ab4:	f103 0208 	add.w	r2, r3, #8
 8004ab8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004abc:	f8d4 b000 	ldr.w	fp, [r4]
 8004ac0:	f8c8 2000 	str.w	r2, [r8]
 8004ac4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ac8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004acc:	9307      	str	r3, [sp, #28]
 8004ace:	f8cd 8018 	str.w	r8, [sp, #24]
 8004ad2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004ad6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ada:	4b9c      	ldr	r3, [pc, #624]	@ (8004d4c <_printf_float+0x2c8>)
 8004adc:	f04f 32ff 	mov.w	r2, #4294967295
 8004ae0:	f7fc f82c 	bl	8000b3c <__aeabi_dcmpun>
 8004ae4:	bb70      	cbnz	r0, 8004b44 <_printf_float+0xc0>
 8004ae6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004aea:	4b98      	ldr	r3, [pc, #608]	@ (8004d4c <_printf_float+0x2c8>)
 8004aec:	f04f 32ff 	mov.w	r2, #4294967295
 8004af0:	f7fc f806 	bl	8000b00 <__aeabi_dcmple>
 8004af4:	bb30      	cbnz	r0, 8004b44 <_printf_float+0xc0>
 8004af6:	2200      	movs	r2, #0
 8004af8:	2300      	movs	r3, #0
 8004afa:	4640      	mov	r0, r8
 8004afc:	4649      	mov	r1, r9
 8004afe:	f7fb fff5 	bl	8000aec <__aeabi_dcmplt>
 8004b02:	b110      	cbz	r0, 8004b0a <_printf_float+0x86>
 8004b04:	232d      	movs	r3, #45	@ 0x2d
 8004b06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b0a:	4a91      	ldr	r2, [pc, #580]	@ (8004d50 <_printf_float+0x2cc>)
 8004b0c:	4b91      	ldr	r3, [pc, #580]	@ (8004d54 <_printf_float+0x2d0>)
 8004b0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004b12:	bf94      	ite	ls
 8004b14:	4690      	movls	r8, r2
 8004b16:	4698      	movhi	r8, r3
 8004b18:	2303      	movs	r3, #3
 8004b1a:	6123      	str	r3, [r4, #16]
 8004b1c:	f02b 0304 	bic.w	r3, fp, #4
 8004b20:	6023      	str	r3, [r4, #0]
 8004b22:	f04f 0900 	mov.w	r9, #0
 8004b26:	9700      	str	r7, [sp, #0]
 8004b28:	4633      	mov	r3, r6
 8004b2a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004b2c:	4621      	mov	r1, r4
 8004b2e:	4628      	mov	r0, r5
 8004b30:	f000 f9d2 	bl	8004ed8 <_printf_common>
 8004b34:	3001      	adds	r0, #1
 8004b36:	f040 808d 	bne.w	8004c54 <_printf_float+0x1d0>
 8004b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b3e:	b00d      	add	sp, #52	@ 0x34
 8004b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b44:	4642      	mov	r2, r8
 8004b46:	464b      	mov	r3, r9
 8004b48:	4640      	mov	r0, r8
 8004b4a:	4649      	mov	r1, r9
 8004b4c:	f7fb fff6 	bl	8000b3c <__aeabi_dcmpun>
 8004b50:	b140      	cbz	r0, 8004b64 <_printf_float+0xe0>
 8004b52:	464b      	mov	r3, r9
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	bfbc      	itt	lt
 8004b58:	232d      	movlt	r3, #45	@ 0x2d
 8004b5a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b5e:	4a7e      	ldr	r2, [pc, #504]	@ (8004d58 <_printf_float+0x2d4>)
 8004b60:	4b7e      	ldr	r3, [pc, #504]	@ (8004d5c <_printf_float+0x2d8>)
 8004b62:	e7d4      	b.n	8004b0e <_printf_float+0x8a>
 8004b64:	6863      	ldr	r3, [r4, #4]
 8004b66:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004b6a:	9206      	str	r2, [sp, #24]
 8004b6c:	1c5a      	adds	r2, r3, #1
 8004b6e:	d13b      	bne.n	8004be8 <_printf_float+0x164>
 8004b70:	2306      	movs	r3, #6
 8004b72:	6063      	str	r3, [r4, #4]
 8004b74:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004b78:	2300      	movs	r3, #0
 8004b7a:	6022      	str	r2, [r4, #0]
 8004b7c:	9303      	str	r3, [sp, #12]
 8004b7e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004b80:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004b84:	ab09      	add	r3, sp, #36	@ 0x24
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	6861      	ldr	r1, [r4, #4]
 8004b8a:	ec49 8b10 	vmov	d0, r8, r9
 8004b8e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004b92:	4628      	mov	r0, r5
 8004b94:	f7ff fed6 	bl	8004944 <__cvt>
 8004b98:	9b06      	ldr	r3, [sp, #24]
 8004b9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004b9c:	2b47      	cmp	r3, #71	@ 0x47
 8004b9e:	4680      	mov	r8, r0
 8004ba0:	d129      	bne.n	8004bf6 <_printf_float+0x172>
 8004ba2:	1cc8      	adds	r0, r1, #3
 8004ba4:	db02      	blt.n	8004bac <_printf_float+0x128>
 8004ba6:	6863      	ldr	r3, [r4, #4]
 8004ba8:	4299      	cmp	r1, r3
 8004baa:	dd41      	ble.n	8004c30 <_printf_float+0x1ac>
 8004bac:	f1aa 0a02 	sub.w	sl, sl, #2
 8004bb0:	fa5f fa8a 	uxtb.w	sl, sl
 8004bb4:	3901      	subs	r1, #1
 8004bb6:	4652      	mov	r2, sl
 8004bb8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004bbc:	9109      	str	r1, [sp, #36]	@ 0x24
 8004bbe:	f7ff ff26 	bl	8004a0e <__exponent>
 8004bc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004bc4:	1813      	adds	r3, r2, r0
 8004bc6:	2a01      	cmp	r2, #1
 8004bc8:	4681      	mov	r9, r0
 8004bca:	6123      	str	r3, [r4, #16]
 8004bcc:	dc02      	bgt.n	8004bd4 <_printf_float+0x150>
 8004bce:	6822      	ldr	r2, [r4, #0]
 8004bd0:	07d2      	lsls	r2, r2, #31
 8004bd2:	d501      	bpl.n	8004bd8 <_printf_float+0x154>
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	6123      	str	r3, [r4, #16]
 8004bd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d0a2      	beq.n	8004b26 <_printf_float+0xa2>
 8004be0:	232d      	movs	r3, #45	@ 0x2d
 8004be2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004be6:	e79e      	b.n	8004b26 <_printf_float+0xa2>
 8004be8:	9a06      	ldr	r2, [sp, #24]
 8004bea:	2a47      	cmp	r2, #71	@ 0x47
 8004bec:	d1c2      	bne.n	8004b74 <_printf_float+0xf0>
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1c0      	bne.n	8004b74 <_printf_float+0xf0>
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e7bd      	b.n	8004b72 <_printf_float+0xee>
 8004bf6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004bfa:	d9db      	bls.n	8004bb4 <_printf_float+0x130>
 8004bfc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004c00:	d118      	bne.n	8004c34 <_printf_float+0x1b0>
 8004c02:	2900      	cmp	r1, #0
 8004c04:	6863      	ldr	r3, [r4, #4]
 8004c06:	dd0b      	ble.n	8004c20 <_printf_float+0x19c>
 8004c08:	6121      	str	r1, [r4, #16]
 8004c0a:	b913      	cbnz	r3, 8004c12 <_printf_float+0x18e>
 8004c0c:	6822      	ldr	r2, [r4, #0]
 8004c0e:	07d0      	lsls	r0, r2, #31
 8004c10:	d502      	bpl.n	8004c18 <_printf_float+0x194>
 8004c12:	3301      	adds	r3, #1
 8004c14:	440b      	add	r3, r1
 8004c16:	6123      	str	r3, [r4, #16]
 8004c18:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c1a:	f04f 0900 	mov.w	r9, #0
 8004c1e:	e7db      	b.n	8004bd8 <_printf_float+0x154>
 8004c20:	b913      	cbnz	r3, 8004c28 <_printf_float+0x1a4>
 8004c22:	6822      	ldr	r2, [r4, #0]
 8004c24:	07d2      	lsls	r2, r2, #31
 8004c26:	d501      	bpl.n	8004c2c <_printf_float+0x1a8>
 8004c28:	3302      	adds	r3, #2
 8004c2a:	e7f4      	b.n	8004c16 <_printf_float+0x192>
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e7f2      	b.n	8004c16 <_printf_float+0x192>
 8004c30:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c36:	4299      	cmp	r1, r3
 8004c38:	db05      	blt.n	8004c46 <_printf_float+0x1c2>
 8004c3a:	6823      	ldr	r3, [r4, #0]
 8004c3c:	6121      	str	r1, [r4, #16]
 8004c3e:	07d8      	lsls	r0, r3, #31
 8004c40:	d5ea      	bpl.n	8004c18 <_printf_float+0x194>
 8004c42:	1c4b      	adds	r3, r1, #1
 8004c44:	e7e7      	b.n	8004c16 <_printf_float+0x192>
 8004c46:	2900      	cmp	r1, #0
 8004c48:	bfd4      	ite	le
 8004c4a:	f1c1 0202 	rsble	r2, r1, #2
 8004c4e:	2201      	movgt	r2, #1
 8004c50:	4413      	add	r3, r2
 8004c52:	e7e0      	b.n	8004c16 <_printf_float+0x192>
 8004c54:	6823      	ldr	r3, [r4, #0]
 8004c56:	055a      	lsls	r2, r3, #21
 8004c58:	d407      	bmi.n	8004c6a <_printf_float+0x1e6>
 8004c5a:	6923      	ldr	r3, [r4, #16]
 8004c5c:	4642      	mov	r2, r8
 8004c5e:	4631      	mov	r1, r6
 8004c60:	4628      	mov	r0, r5
 8004c62:	47b8      	blx	r7
 8004c64:	3001      	adds	r0, #1
 8004c66:	d12b      	bne.n	8004cc0 <_printf_float+0x23c>
 8004c68:	e767      	b.n	8004b3a <_printf_float+0xb6>
 8004c6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c6e:	f240 80dd 	bls.w	8004e2c <_printf_float+0x3a8>
 8004c72:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c76:	2200      	movs	r2, #0
 8004c78:	2300      	movs	r3, #0
 8004c7a:	f7fb ff2d 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c7e:	2800      	cmp	r0, #0
 8004c80:	d033      	beq.n	8004cea <_printf_float+0x266>
 8004c82:	4a37      	ldr	r2, [pc, #220]	@ (8004d60 <_printf_float+0x2dc>)
 8004c84:	2301      	movs	r3, #1
 8004c86:	4631      	mov	r1, r6
 8004c88:	4628      	mov	r0, r5
 8004c8a:	47b8      	blx	r7
 8004c8c:	3001      	adds	r0, #1
 8004c8e:	f43f af54 	beq.w	8004b3a <_printf_float+0xb6>
 8004c92:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004c96:	4543      	cmp	r3, r8
 8004c98:	db02      	blt.n	8004ca0 <_printf_float+0x21c>
 8004c9a:	6823      	ldr	r3, [r4, #0]
 8004c9c:	07d8      	lsls	r0, r3, #31
 8004c9e:	d50f      	bpl.n	8004cc0 <_printf_float+0x23c>
 8004ca0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ca4:	4631      	mov	r1, r6
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	47b8      	blx	r7
 8004caa:	3001      	adds	r0, #1
 8004cac:	f43f af45 	beq.w	8004b3a <_printf_float+0xb6>
 8004cb0:	f04f 0900 	mov.w	r9, #0
 8004cb4:	f108 38ff 	add.w	r8, r8, #4294967295
 8004cb8:	f104 0a1a 	add.w	sl, r4, #26
 8004cbc:	45c8      	cmp	r8, r9
 8004cbe:	dc09      	bgt.n	8004cd4 <_printf_float+0x250>
 8004cc0:	6823      	ldr	r3, [r4, #0]
 8004cc2:	079b      	lsls	r3, r3, #30
 8004cc4:	f100 8103 	bmi.w	8004ece <_printf_float+0x44a>
 8004cc8:	68e0      	ldr	r0, [r4, #12]
 8004cca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ccc:	4298      	cmp	r0, r3
 8004cce:	bfb8      	it	lt
 8004cd0:	4618      	movlt	r0, r3
 8004cd2:	e734      	b.n	8004b3e <_printf_float+0xba>
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	4652      	mov	r2, sl
 8004cd8:	4631      	mov	r1, r6
 8004cda:	4628      	mov	r0, r5
 8004cdc:	47b8      	blx	r7
 8004cde:	3001      	adds	r0, #1
 8004ce0:	f43f af2b 	beq.w	8004b3a <_printf_float+0xb6>
 8004ce4:	f109 0901 	add.w	r9, r9, #1
 8004ce8:	e7e8      	b.n	8004cbc <_printf_float+0x238>
 8004cea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	dc39      	bgt.n	8004d64 <_printf_float+0x2e0>
 8004cf0:	4a1b      	ldr	r2, [pc, #108]	@ (8004d60 <_printf_float+0x2dc>)
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	4631      	mov	r1, r6
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	47b8      	blx	r7
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	f43f af1d 	beq.w	8004b3a <_printf_float+0xb6>
 8004d00:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004d04:	ea59 0303 	orrs.w	r3, r9, r3
 8004d08:	d102      	bne.n	8004d10 <_printf_float+0x28c>
 8004d0a:	6823      	ldr	r3, [r4, #0]
 8004d0c:	07d9      	lsls	r1, r3, #31
 8004d0e:	d5d7      	bpl.n	8004cc0 <_printf_float+0x23c>
 8004d10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d14:	4631      	mov	r1, r6
 8004d16:	4628      	mov	r0, r5
 8004d18:	47b8      	blx	r7
 8004d1a:	3001      	adds	r0, #1
 8004d1c:	f43f af0d 	beq.w	8004b3a <_printf_float+0xb6>
 8004d20:	f04f 0a00 	mov.w	sl, #0
 8004d24:	f104 0b1a 	add.w	fp, r4, #26
 8004d28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d2a:	425b      	negs	r3, r3
 8004d2c:	4553      	cmp	r3, sl
 8004d2e:	dc01      	bgt.n	8004d34 <_printf_float+0x2b0>
 8004d30:	464b      	mov	r3, r9
 8004d32:	e793      	b.n	8004c5c <_printf_float+0x1d8>
 8004d34:	2301      	movs	r3, #1
 8004d36:	465a      	mov	r2, fp
 8004d38:	4631      	mov	r1, r6
 8004d3a:	4628      	mov	r0, r5
 8004d3c:	47b8      	blx	r7
 8004d3e:	3001      	adds	r0, #1
 8004d40:	f43f aefb 	beq.w	8004b3a <_printf_float+0xb6>
 8004d44:	f10a 0a01 	add.w	sl, sl, #1
 8004d48:	e7ee      	b.n	8004d28 <_printf_float+0x2a4>
 8004d4a:	bf00      	nop
 8004d4c:	7fefffff 	.word	0x7fefffff
 8004d50:	08009361 	.word	0x08009361
 8004d54:	08009365 	.word	0x08009365
 8004d58:	08009369 	.word	0x08009369
 8004d5c:	0800936d 	.word	0x0800936d
 8004d60:	08009371 	.word	0x08009371
 8004d64:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d66:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004d6a:	4553      	cmp	r3, sl
 8004d6c:	bfa8      	it	ge
 8004d6e:	4653      	movge	r3, sl
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	4699      	mov	r9, r3
 8004d74:	dc36      	bgt.n	8004de4 <_printf_float+0x360>
 8004d76:	f04f 0b00 	mov.w	fp, #0
 8004d7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d7e:	f104 021a 	add.w	r2, r4, #26
 8004d82:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d84:	9306      	str	r3, [sp, #24]
 8004d86:	eba3 0309 	sub.w	r3, r3, r9
 8004d8a:	455b      	cmp	r3, fp
 8004d8c:	dc31      	bgt.n	8004df2 <_printf_float+0x36e>
 8004d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d90:	459a      	cmp	sl, r3
 8004d92:	dc3a      	bgt.n	8004e0a <_printf_float+0x386>
 8004d94:	6823      	ldr	r3, [r4, #0]
 8004d96:	07da      	lsls	r2, r3, #31
 8004d98:	d437      	bmi.n	8004e0a <_printf_float+0x386>
 8004d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d9c:	ebaa 0903 	sub.w	r9, sl, r3
 8004da0:	9b06      	ldr	r3, [sp, #24]
 8004da2:	ebaa 0303 	sub.w	r3, sl, r3
 8004da6:	4599      	cmp	r9, r3
 8004da8:	bfa8      	it	ge
 8004daa:	4699      	movge	r9, r3
 8004dac:	f1b9 0f00 	cmp.w	r9, #0
 8004db0:	dc33      	bgt.n	8004e1a <_printf_float+0x396>
 8004db2:	f04f 0800 	mov.w	r8, #0
 8004db6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dba:	f104 0b1a 	add.w	fp, r4, #26
 8004dbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dc0:	ebaa 0303 	sub.w	r3, sl, r3
 8004dc4:	eba3 0309 	sub.w	r3, r3, r9
 8004dc8:	4543      	cmp	r3, r8
 8004dca:	f77f af79 	ble.w	8004cc0 <_printf_float+0x23c>
 8004dce:	2301      	movs	r3, #1
 8004dd0:	465a      	mov	r2, fp
 8004dd2:	4631      	mov	r1, r6
 8004dd4:	4628      	mov	r0, r5
 8004dd6:	47b8      	blx	r7
 8004dd8:	3001      	adds	r0, #1
 8004dda:	f43f aeae 	beq.w	8004b3a <_printf_float+0xb6>
 8004dde:	f108 0801 	add.w	r8, r8, #1
 8004de2:	e7ec      	b.n	8004dbe <_printf_float+0x33a>
 8004de4:	4642      	mov	r2, r8
 8004de6:	4631      	mov	r1, r6
 8004de8:	4628      	mov	r0, r5
 8004dea:	47b8      	blx	r7
 8004dec:	3001      	adds	r0, #1
 8004dee:	d1c2      	bne.n	8004d76 <_printf_float+0x2f2>
 8004df0:	e6a3      	b.n	8004b3a <_printf_float+0xb6>
 8004df2:	2301      	movs	r3, #1
 8004df4:	4631      	mov	r1, r6
 8004df6:	4628      	mov	r0, r5
 8004df8:	9206      	str	r2, [sp, #24]
 8004dfa:	47b8      	blx	r7
 8004dfc:	3001      	adds	r0, #1
 8004dfe:	f43f ae9c 	beq.w	8004b3a <_printf_float+0xb6>
 8004e02:	9a06      	ldr	r2, [sp, #24]
 8004e04:	f10b 0b01 	add.w	fp, fp, #1
 8004e08:	e7bb      	b.n	8004d82 <_printf_float+0x2fe>
 8004e0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e0e:	4631      	mov	r1, r6
 8004e10:	4628      	mov	r0, r5
 8004e12:	47b8      	blx	r7
 8004e14:	3001      	adds	r0, #1
 8004e16:	d1c0      	bne.n	8004d9a <_printf_float+0x316>
 8004e18:	e68f      	b.n	8004b3a <_printf_float+0xb6>
 8004e1a:	9a06      	ldr	r2, [sp, #24]
 8004e1c:	464b      	mov	r3, r9
 8004e1e:	4442      	add	r2, r8
 8004e20:	4631      	mov	r1, r6
 8004e22:	4628      	mov	r0, r5
 8004e24:	47b8      	blx	r7
 8004e26:	3001      	adds	r0, #1
 8004e28:	d1c3      	bne.n	8004db2 <_printf_float+0x32e>
 8004e2a:	e686      	b.n	8004b3a <_printf_float+0xb6>
 8004e2c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e30:	f1ba 0f01 	cmp.w	sl, #1
 8004e34:	dc01      	bgt.n	8004e3a <_printf_float+0x3b6>
 8004e36:	07db      	lsls	r3, r3, #31
 8004e38:	d536      	bpl.n	8004ea8 <_printf_float+0x424>
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	4642      	mov	r2, r8
 8004e3e:	4631      	mov	r1, r6
 8004e40:	4628      	mov	r0, r5
 8004e42:	47b8      	blx	r7
 8004e44:	3001      	adds	r0, #1
 8004e46:	f43f ae78 	beq.w	8004b3a <_printf_float+0xb6>
 8004e4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e4e:	4631      	mov	r1, r6
 8004e50:	4628      	mov	r0, r5
 8004e52:	47b8      	blx	r7
 8004e54:	3001      	adds	r0, #1
 8004e56:	f43f ae70 	beq.w	8004b3a <_printf_float+0xb6>
 8004e5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e5e:	2200      	movs	r2, #0
 8004e60:	2300      	movs	r3, #0
 8004e62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e66:	f7fb fe37 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e6a:	b9c0      	cbnz	r0, 8004e9e <_printf_float+0x41a>
 8004e6c:	4653      	mov	r3, sl
 8004e6e:	f108 0201 	add.w	r2, r8, #1
 8004e72:	4631      	mov	r1, r6
 8004e74:	4628      	mov	r0, r5
 8004e76:	47b8      	blx	r7
 8004e78:	3001      	adds	r0, #1
 8004e7a:	d10c      	bne.n	8004e96 <_printf_float+0x412>
 8004e7c:	e65d      	b.n	8004b3a <_printf_float+0xb6>
 8004e7e:	2301      	movs	r3, #1
 8004e80:	465a      	mov	r2, fp
 8004e82:	4631      	mov	r1, r6
 8004e84:	4628      	mov	r0, r5
 8004e86:	47b8      	blx	r7
 8004e88:	3001      	adds	r0, #1
 8004e8a:	f43f ae56 	beq.w	8004b3a <_printf_float+0xb6>
 8004e8e:	f108 0801 	add.w	r8, r8, #1
 8004e92:	45d0      	cmp	r8, sl
 8004e94:	dbf3      	blt.n	8004e7e <_printf_float+0x3fa>
 8004e96:	464b      	mov	r3, r9
 8004e98:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004e9c:	e6df      	b.n	8004c5e <_printf_float+0x1da>
 8004e9e:	f04f 0800 	mov.w	r8, #0
 8004ea2:	f104 0b1a 	add.w	fp, r4, #26
 8004ea6:	e7f4      	b.n	8004e92 <_printf_float+0x40e>
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	4642      	mov	r2, r8
 8004eac:	e7e1      	b.n	8004e72 <_printf_float+0x3ee>
 8004eae:	2301      	movs	r3, #1
 8004eb0:	464a      	mov	r2, r9
 8004eb2:	4631      	mov	r1, r6
 8004eb4:	4628      	mov	r0, r5
 8004eb6:	47b8      	blx	r7
 8004eb8:	3001      	adds	r0, #1
 8004eba:	f43f ae3e 	beq.w	8004b3a <_printf_float+0xb6>
 8004ebe:	f108 0801 	add.w	r8, r8, #1
 8004ec2:	68e3      	ldr	r3, [r4, #12]
 8004ec4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004ec6:	1a5b      	subs	r3, r3, r1
 8004ec8:	4543      	cmp	r3, r8
 8004eca:	dcf0      	bgt.n	8004eae <_printf_float+0x42a>
 8004ecc:	e6fc      	b.n	8004cc8 <_printf_float+0x244>
 8004ece:	f04f 0800 	mov.w	r8, #0
 8004ed2:	f104 0919 	add.w	r9, r4, #25
 8004ed6:	e7f4      	b.n	8004ec2 <_printf_float+0x43e>

08004ed8 <_printf_common>:
 8004ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004edc:	4616      	mov	r6, r2
 8004ede:	4698      	mov	r8, r3
 8004ee0:	688a      	ldr	r2, [r1, #8]
 8004ee2:	690b      	ldr	r3, [r1, #16]
 8004ee4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	bfb8      	it	lt
 8004eec:	4613      	movlt	r3, r2
 8004eee:	6033      	str	r3, [r6, #0]
 8004ef0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ef4:	4607      	mov	r7, r0
 8004ef6:	460c      	mov	r4, r1
 8004ef8:	b10a      	cbz	r2, 8004efe <_printf_common+0x26>
 8004efa:	3301      	adds	r3, #1
 8004efc:	6033      	str	r3, [r6, #0]
 8004efe:	6823      	ldr	r3, [r4, #0]
 8004f00:	0699      	lsls	r1, r3, #26
 8004f02:	bf42      	ittt	mi
 8004f04:	6833      	ldrmi	r3, [r6, #0]
 8004f06:	3302      	addmi	r3, #2
 8004f08:	6033      	strmi	r3, [r6, #0]
 8004f0a:	6825      	ldr	r5, [r4, #0]
 8004f0c:	f015 0506 	ands.w	r5, r5, #6
 8004f10:	d106      	bne.n	8004f20 <_printf_common+0x48>
 8004f12:	f104 0a19 	add.w	sl, r4, #25
 8004f16:	68e3      	ldr	r3, [r4, #12]
 8004f18:	6832      	ldr	r2, [r6, #0]
 8004f1a:	1a9b      	subs	r3, r3, r2
 8004f1c:	42ab      	cmp	r3, r5
 8004f1e:	dc26      	bgt.n	8004f6e <_printf_common+0x96>
 8004f20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f24:	6822      	ldr	r2, [r4, #0]
 8004f26:	3b00      	subs	r3, #0
 8004f28:	bf18      	it	ne
 8004f2a:	2301      	movne	r3, #1
 8004f2c:	0692      	lsls	r2, r2, #26
 8004f2e:	d42b      	bmi.n	8004f88 <_printf_common+0xb0>
 8004f30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f34:	4641      	mov	r1, r8
 8004f36:	4638      	mov	r0, r7
 8004f38:	47c8      	blx	r9
 8004f3a:	3001      	adds	r0, #1
 8004f3c:	d01e      	beq.n	8004f7c <_printf_common+0xa4>
 8004f3e:	6823      	ldr	r3, [r4, #0]
 8004f40:	6922      	ldr	r2, [r4, #16]
 8004f42:	f003 0306 	and.w	r3, r3, #6
 8004f46:	2b04      	cmp	r3, #4
 8004f48:	bf02      	ittt	eq
 8004f4a:	68e5      	ldreq	r5, [r4, #12]
 8004f4c:	6833      	ldreq	r3, [r6, #0]
 8004f4e:	1aed      	subeq	r5, r5, r3
 8004f50:	68a3      	ldr	r3, [r4, #8]
 8004f52:	bf0c      	ite	eq
 8004f54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f58:	2500      	movne	r5, #0
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	bfc4      	itt	gt
 8004f5e:	1a9b      	subgt	r3, r3, r2
 8004f60:	18ed      	addgt	r5, r5, r3
 8004f62:	2600      	movs	r6, #0
 8004f64:	341a      	adds	r4, #26
 8004f66:	42b5      	cmp	r5, r6
 8004f68:	d11a      	bne.n	8004fa0 <_printf_common+0xc8>
 8004f6a:	2000      	movs	r0, #0
 8004f6c:	e008      	b.n	8004f80 <_printf_common+0xa8>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	4652      	mov	r2, sl
 8004f72:	4641      	mov	r1, r8
 8004f74:	4638      	mov	r0, r7
 8004f76:	47c8      	blx	r9
 8004f78:	3001      	adds	r0, #1
 8004f7a:	d103      	bne.n	8004f84 <_printf_common+0xac>
 8004f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f84:	3501      	adds	r5, #1
 8004f86:	e7c6      	b.n	8004f16 <_printf_common+0x3e>
 8004f88:	18e1      	adds	r1, r4, r3
 8004f8a:	1c5a      	adds	r2, r3, #1
 8004f8c:	2030      	movs	r0, #48	@ 0x30
 8004f8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f92:	4422      	add	r2, r4
 8004f94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f9c:	3302      	adds	r3, #2
 8004f9e:	e7c7      	b.n	8004f30 <_printf_common+0x58>
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	4622      	mov	r2, r4
 8004fa4:	4641      	mov	r1, r8
 8004fa6:	4638      	mov	r0, r7
 8004fa8:	47c8      	blx	r9
 8004faa:	3001      	adds	r0, #1
 8004fac:	d0e6      	beq.n	8004f7c <_printf_common+0xa4>
 8004fae:	3601      	adds	r6, #1
 8004fb0:	e7d9      	b.n	8004f66 <_printf_common+0x8e>
	...

08004fb4 <_printf_i>:
 8004fb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fb8:	7e0f      	ldrb	r7, [r1, #24]
 8004fba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004fbc:	2f78      	cmp	r7, #120	@ 0x78
 8004fbe:	4691      	mov	r9, r2
 8004fc0:	4680      	mov	r8, r0
 8004fc2:	460c      	mov	r4, r1
 8004fc4:	469a      	mov	sl, r3
 8004fc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004fca:	d807      	bhi.n	8004fdc <_printf_i+0x28>
 8004fcc:	2f62      	cmp	r7, #98	@ 0x62
 8004fce:	d80a      	bhi.n	8004fe6 <_printf_i+0x32>
 8004fd0:	2f00      	cmp	r7, #0
 8004fd2:	f000 80d2 	beq.w	800517a <_printf_i+0x1c6>
 8004fd6:	2f58      	cmp	r7, #88	@ 0x58
 8004fd8:	f000 80b9 	beq.w	800514e <_printf_i+0x19a>
 8004fdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fe0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004fe4:	e03a      	b.n	800505c <_printf_i+0xa8>
 8004fe6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004fea:	2b15      	cmp	r3, #21
 8004fec:	d8f6      	bhi.n	8004fdc <_printf_i+0x28>
 8004fee:	a101      	add	r1, pc, #4	@ (adr r1, 8004ff4 <_printf_i+0x40>)
 8004ff0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ff4:	0800504d 	.word	0x0800504d
 8004ff8:	08005061 	.word	0x08005061
 8004ffc:	08004fdd 	.word	0x08004fdd
 8005000:	08004fdd 	.word	0x08004fdd
 8005004:	08004fdd 	.word	0x08004fdd
 8005008:	08004fdd 	.word	0x08004fdd
 800500c:	08005061 	.word	0x08005061
 8005010:	08004fdd 	.word	0x08004fdd
 8005014:	08004fdd 	.word	0x08004fdd
 8005018:	08004fdd 	.word	0x08004fdd
 800501c:	08004fdd 	.word	0x08004fdd
 8005020:	08005161 	.word	0x08005161
 8005024:	0800508b 	.word	0x0800508b
 8005028:	0800511b 	.word	0x0800511b
 800502c:	08004fdd 	.word	0x08004fdd
 8005030:	08004fdd 	.word	0x08004fdd
 8005034:	08005183 	.word	0x08005183
 8005038:	08004fdd 	.word	0x08004fdd
 800503c:	0800508b 	.word	0x0800508b
 8005040:	08004fdd 	.word	0x08004fdd
 8005044:	08004fdd 	.word	0x08004fdd
 8005048:	08005123 	.word	0x08005123
 800504c:	6833      	ldr	r3, [r6, #0]
 800504e:	1d1a      	adds	r2, r3, #4
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	6032      	str	r2, [r6, #0]
 8005054:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005058:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800505c:	2301      	movs	r3, #1
 800505e:	e09d      	b.n	800519c <_printf_i+0x1e8>
 8005060:	6833      	ldr	r3, [r6, #0]
 8005062:	6820      	ldr	r0, [r4, #0]
 8005064:	1d19      	adds	r1, r3, #4
 8005066:	6031      	str	r1, [r6, #0]
 8005068:	0606      	lsls	r6, r0, #24
 800506a:	d501      	bpl.n	8005070 <_printf_i+0xbc>
 800506c:	681d      	ldr	r5, [r3, #0]
 800506e:	e003      	b.n	8005078 <_printf_i+0xc4>
 8005070:	0645      	lsls	r5, r0, #25
 8005072:	d5fb      	bpl.n	800506c <_printf_i+0xb8>
 8005074:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005078:	2d00      	cmp	r5, #0
 800507a:	da03      	bge.n	8005084 <_printf_i+0xd0>
 800507c:	232d      	movs	r3, #45	@ 0x2d
 800507e:	426d      	negs	r5, r5
 8005080:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005084:	4859      	ldr	r0, [pc, #356]	@ (80051ec <_printf_i+0x238>)
 8005086:	230a      	movs	r3, #10
 8005088:	e011      	b.n	80050ae <_printf_i+0xfa>
 800508a:	6821      	ldr	r1, [r4, #0]
 800508c:	6833      	ldr	r3, [r6, #0]
 800508e:	0608      	lsls	r0, r1, #24
 8005090:	f853 5b04 	ldr.w	r5, [r3], #4
 8005094:	d402      	bmi.n	800509c <_printf_i+0xe8>
 8005096:	0649      	lsls	r1, r1, #25
 8005098:	bf48      	it	mi
 800509a:	b2ad      	uxthmi	r5, r5
 800509c:	2f6f      	cmp	r7, #111	@ 0x6f
 800509e:	4853      	ldr	r0, [pc, #332]	@ (80051ec <_printf_i+0x238>)
 80050a0:	6033      	str	r3, [r6, #0]
 80050a2:	bf14      	ite	ne
 80050a4:	230a      	movne	r3, #10
 80050a6:	2308      	moveq	r3, #8
 80050a8:	2100      	movs	r1, #0
 80050aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050ae:	6866      	ldr	r6, [r4, #4]
 80050b0:	60a6      	str	r6, [r4, #8]
 80050b2:	2e00      	cmp	r6, #0
 80050b4:	bfa2      	ittt	ge
 80050b6:	6821      	ldrge	r1, [r4, #0]
 80050b8:	f021 0104 	bicge.w	r1, r1, #4
 80050bc:	6021      	strge	r1, [r4, #0]
 80050be:	b90d      	cbnz	r5, 80050c4 <_printf_i+0x110>
 80050c0:	2e00      	cmp	r6, #0
 80050c2:	d04b      	beq.n	800515c <_printf_i+0x1a8>
 80050c4:	4616      	mov	r6, r2
 80050c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80050ca:	fb03 5711 	mls	r7, r3, r1, r5
 80050ce:	5dc7      	ldrb	r7, [r0, r7]
 80050d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050d4:	462f      	mov	r7, r5
 80050d6:	42bb      	cmp	r3, r7
 80050d8:	460d      	mov	r5, r1
 80050da:	d9f4      	bls.n	80050c6 <_printf_i+0x112>
 80050dc:	2b08      	cmp	r3, #8
 80050de:	d10b      	bne.n	80050f8 <_printf_i+0x144>
 80050e0:	6823      	ldr	r3, [r4, #0]
 80050e2:	07df      	lsls	r7, r3, #31
 80050e4:	d508      	bpl.n	80050f8 <_printf_i+0x144>
 80050e6:	6923      	ldr	r3, [r4, #16]
 80050e8:	6861      	ldr	r1, [r4, #4]
 80050ea:	4299      	cmp	r1, r3
 80050ec:	bfde      	ittt	le
 80050ee:	2330      	movle	r3, #48	@ 0x30
 80050f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050f8:	1b92      	subs	r2, r2, r6
 80050fa:	6122      	str	r2, [r4, #16]
 80050fc:	f8cd a000 	str.w	sl, [sp]
 8005100:	464b      	mov	r3, r9
 8005102:	aa03      	add	r2, sp, #12
 8005104:	4621      	mov	r1, r4
 8005106:	4640      	mov	r0, r8
 8005108:	f7ff fee6 	bl	8004ed8 <_printf_common>
 800510c:	3001      	adds	r0, #1
 800510e:	d14a      	bne.n	80051a6 <_printf_i+0x1f2>
 8005110:	f04f 30ff 	mov.w	r0, #4294967295
 8005114:	b004      	add	sp, #16
 8005116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800511a:	6823      	ldr	r3, [r4, #0]
 800511c:	f043 0320 	orr.w	r3, r3, #32
 8005120:	6023      	str	r3, [r4, #0]
 8005122:	4833      	ldr	r0, [pc, #204]	@ (80051f0 <_printf_i+0x23c>)
 8005124:	2778      	movs	r7, #120	@ 0x78
 8005126:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800512a:	6823      	ldr	r3, [r4, #0]
 800512c:	6831      	ldr	r1, [r6, #0]
 800512e:	061f      	lsls	r7, r3, #24
 8005130:	f851 5b04 	ldr.w	r5, [r1], #4
 8005134:	d402      	bmi.n	800513c <_printf_i+0x188>
 8005136:	065f      	lsls	r7, r3, #25
 8005138:	bf48      	it	mi
 800513a:	b2ad      	uxthmi	r5, r5
 800513c:	6031      	str	r1, [r6, #0]
 800513e:	07d9      	lsls	r1, r3, #31
 8005140:	bf44      	itt	mi
 8005142:	f043 0320 	orrmi.w	r3, r3, #32
 8005146:	6023      	strmi	r3, [r4, #0]
 8005148:	b11d      	cbz	r5, 8005152 <_printf_i+0x19e>
 800514a:	2310      	movs	r3, #16
 800514c:	e7ac      	b.n	80050a8 <_printf_i+0xf4>
 800514e:	4827      	ldr	r0, [pc, #156]	@ (80051ec <_printf_i+0x238>)
 8005150:	e7e9      	b.n	8005126 <_printf_i+0x172>
 8005152:	6823      	ldr	r3, [r4, #0]
 8005154:	f023 0320 	bic.w	r3, r3, #32
 8005158:	6023      	str	r3, [r4, #0]
 800515a:	e7f6      	b.n	800514a <_printf_i+0x196>
 800515c:	4616      	mov	r6, r2
 800515e:	e7bd      	b.n	80050dc <_printf_i+0x128>
 8005160:	6833      	ldr	r3, [r6, #0]
 8005162:	6825      	ldr	r5, [r4, #0]
 8005164:	6961      	ldr	r1, [r4, #20]
 8005166:	1d18      	adds	r0, r3, #4
 8005168:	6030      	str	r0, [r6, #0]
 800516a:	062e      	lsls	r6, r5, #24
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	d501      	bpl.n	8005174 <_printf_i+0x1c0>
 8005170:	6019      	str	r1, [r3, #0]
 8005172:	e002      	b.n	800517a <_printf_i+0x1c6>
 8005174:	0668      	lsls	r0, r5, #25
 8005176:	d5fb      	bpl.n	8005170 <_printf_i+0x1bc>
 8005178:	8019      	strh	r1, [r3, #0]
 800517a:	2300      	movs	r3, #0
 800517c:	6123      	str	r3, [r4, #16]
 800517e:	4616      	mov	r6, r2
 8005180:	e7bc      	b.n	80050fc <_printf_i+0x148>
 8005182:	6833      	ldr	r3, [r6, #0]
 8005184:	1d1a      	adds	r2, r3, #4
 8005186:	6032      	str	r2, [r6, #0]
 8005188:	681e      	ldr	r6, [r3, #0]
 800518a:	6862      	ldr	r2, [r4, #4]
 800518c:	2100      	movs	r1, #0
 800518e:	4630      	mov	r0, r6
 8005190:	f7fb f826 	bl	80001e0 <memchr>
 8005194:	b108      	cbz	r0, 800519a <_printf_i+0x1e6>
 8005196:	1b80      	subs	r0, r0, r6
 8005198:	6060      	str	r0, [r4, #4]
 800519a:	6863      	ldr	r3, [r4, #4]
 800519c:	6123      	str	r3, [r4, #16]
 800519e:	2300      	movs	r3, #0
 80051a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051a4:	e7aa      	b.n	80050fc <_printf_i+0x148>
 80051a6:	6923      	ldr	r3, [r4, #16]
 80051a8:	4632      	mov	r2, r6
 80051aa:	4649      	mov	r1, r9
 80051ac:	4640      	mov	r0, r8
 80051ae:	47d0      	blx	sl
 80051b0:	3001      	adds	r0, #1
 80051b2:	d0ad      	beq.n	8005110 <_printf_i+0x15c>
 80051b4:	6823      	ldr	r3, [r4, #0]
 80051b6:	079b      	lsls	r3, r3, #30
 80051b8:	d413      	bmi.n	80051e2 <_printf_i+0x22e>
 80051ba:	68e0      	ldr	r0, [r4, #12]
 80051bc:	9b03      	ldr	r3, [sp, #12]
 80051be:	4298      	cmp	r0, r3
 80051c0:	bfb8      	it	lt
 80051c2:	4618      	movlt	r0, r3
 80051c4:	e7a6      	b.n	8005114 <_printf_i+0x160>
 80051c6:	2301      	movs	r3, #1
 80051c8:	4632      	mov	r2, r6
 80051ca:	4649      	mov	r1, r9
 80051cc:	4640      	mov	r0, r8
 80051ce:	47d0      	blx	sl
 80051d0:	3001      	adds	r0, #1
 80051d2:	d09d      	beq.n	8005110 <_printf_i+0x15c>
 80051d4:	3501      	adds	r5, #1
 80051d6:	68e3      	ldr	r3, [r4, #12]
 80051d8:	9903      	ldr	r1, [sp, #12]
 80051da:	1a5b      	subs	r3, r3, r1
 80051dc:	42ab      	cmp	r3, r5
 80051de:	dcf2      	bgt.n	80051c6 <_printf_i+0x212>
 80051e0:	e7eb      	b.n	80051ba <_printf_i+0x206>
 80051e2:	2500      	movs	r5, #0
 80051e4:	f104 0619 	add.w	r6, r4, #25
 80051e8:	e7f5      	b.n	80051d6 <_printf_i+0x222>
 80051ea:	bf00      	nop
 80051ec:	08009373 	.word	0x08009373
 80051f0:	08009384 	.word	0x08009384

080051f4 <std>:
 80051f4:	2300      	movs	r3, #0
 80051f6:	b510      	push	{r4, lr}
 80051f8:	4604      	mov	r4, r0
 80051fa:	e9c0 3300 	strd	r3, r3, [r0]
 80051fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005202:	6083      	str	r3, [r0, #8]
 8005204:	8181      	strh	r1, [r0, #12]
 8005206:	6643      	str	r3, [r0, #100]	@ 0x64
 8005208:	81c2      	strh	r2, [r0, #14]
 800520a:	6183      	str	r3, [r0, #24]
 800520c:	4619      	mov	r1, r3
 800520e:	2208      	movs	r2, #8
 8005210:	305c      	adds	r0, #92	@ 0x5c
 8005212:	f000 f914 	bl	800543e <memset>
 8005216:	4b0d      	ldr	r3, [pc, #52]	@ (800524c <std+0x58>)
 8005218:	6263      	str	r3, [r4, #36]	@ 0x24
 800521a:	4b0d      	ldr	r3, [pc, #52]	@ (8005250 <std+0x5c>)
 800521c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800521e:	4b0d      	ldr	r3, [pc, #52]	@ (8005254 <std+0x60>)
 8005220:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005222:	4b0d      	ldr	r3, [pc, #52]	@ (8005258 <std+0x64>)
 8005224:	6323      	str	r3, [r4, #48]	@ 0x30
 8005226:	4b0d      	ldr	r3, [pc, #52]	@ (800525c <std+0x68>)
 8005228:	6224      	str	r4, [r4, #32]
 800522a:	429c      	cmp	r4, r3
 800522c:	d006      	beq.n	800523c <std+0x48>
 800522e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005232:	4294      	cmp	r4, r2
 8005234:	d002      	beq.n	800523c <std+0x48>
 8005236:	33d0      	adds	r3, #208	@ 0xd0
 8005238:	429c      	cmp	r4, r3
 800523a:	d105      	bne.n	8005248 <std+0x54>
 800523c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005244:	f000 b978 	b.w	8005538 <__retarget_lock_init_recursive>
 8005248:	bd10      	pop	{r4, pc}
 800524a:	bf00      	nop
 800524c:	080053b9 	.word	0x080053b9
 8005250:	080053db 	.word	0x080053db
 8005254:	08005413 	.word	0x08005413
 8005258:	08005437 	.word	0x08005437
 800525c:	200007bc 	.word	0x200007bc

08005260 <stdio_exit_handler>:
 8005260:	4a02      	ldr	r2, [pc, #8]	@ (800526c <stdio_exit_handler+0xc>)
 8005262:	4903      	ldr	r1, [pc, #12]	@ (8005270 <stdio_exit_handler+0x10>)
 8005264:	4803      	ldr	r0, [pc, #12]	@ (8005274 <stdio_exit_handler+0x14>)
 8005266:	f000 b869 	b.w	800533c <_fwalk_sglue>
 800526a:	bf00      	nop
 800526c:	2000001c 	.word	0x2000001c
 8005270:	08006e95 	.word	0x08006e95
 8005274:	2000002c 	.word	0x2000002c

08005278 <cleanup_stdio>:
 8005278:	6841      	ldr	r1, [r0, #4]
 800527a:	4b0c      	ldr	r3, [pc, #48]	@ (80052ac <cleanup_stdio+0x34>)
 800527c:	4299      	cmp	r1, r3
 800527e:	b510      	push	{r4, lr}
 8005280:	4604      	mov	r4, r0
 8005282:	d001      	beq.n	8005288 <cleanup_stdio+0x10>
 8005284:	f001 fe06 	bl	8006e94 <_fflush_r>
 8005288:	68a1      	ldr	r1, [r4, #8]
 800528a:	4b09      	ldr	r3, [pc, #36]	@ (80052b0 <cleanup_stdio+0x38>)
 800528c:	4299      	cmp	r1, r3
 800528e:	d002      	beq.n	8005296 <cleanup_stdio+0x1e>
 8005290:	4620      	mov	r0, r4
 8005292:	f001 fdff 	bl	8006e94 <_fflush_r>
 8005296:	68e1      	ldr	r1, [r4, #12]
 8005298:	4b06      	ldr	r3, [pc, #24]	@ (80052b4 <cleanup_stdio+0x3c>)
 800529a:	4299      	cmp	r1, r3
 800529c:	d004      	beq.n	80052a8 <cleanup_stdio+0x30>
 800529e:	4620      	mov	r0, r4
 80052a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052a4:	f001 bdf6 	b.w	8006e94 <_fflush_r>
 80052a8:	bd10      	pop	{r4, pc}
 80052aa:	bf00      	nop
 80052ac:	200007bc 	.word	0x200007bc
 80052b0:	20000824 	.word	0x20000824
 80052b4:	2000088c 	.word	0x2000088c

080052b8 <global_stdio_init.part.0>:
 80052b8:	b510      	push	{r4, lr}
 80052ba:	4b0b      	ldr	r3, [pc, #44]	@ (80052e8 <global_stdio_init.part.0+0x30>)
 80052bc:	4c0b      	ldr	r4, [pc, #44]	@ (80052ec <global_stdio_init.part.0+0x34>)
 80052be:	4a0c      	ldr	r2, [pc, #48]	@ (80052f0 <global_stdio_init.part.0+0x38>)
 80052c0:	601a      	str	r2, [r3, #0]
 80052c2:	4620      	mov	r0, r4
 80052c4:	2200      	movs	r2, #0
 80052c6:	2104      	movs	r1, #4
 80052c8:	f7ff ff94 	bl	80051f4 <std>
 80052cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80052d0:	2201      	movs	r2, #1
 80052d2:	2109      	movs	r1, #9
 80052d4:	f7ff ff8e 	bl	80051f4 <std>
 80052d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80052dc:	2202      	movs	r2, #2
 80052de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052e2:	2112      	movs	r1, #18
 80052e4:	f7ff bf86 	b.w	80051f4 <std>
 80052e8:	200008f4 	.word	0x200008f4
 80052ec:	200007bc 	.word	0x200007bc
 80052f0:	08005261 	.word	0x08005261

080052f4 <__sfp_lock_acquire>:
 80052f4:	4801      	ldr	r0, [pc, #4]	@ (80052fc <__sfp_lock_acquire+0x8>)
 80052f6:	f000 b920 	b.w	800553a <__retarget_lock_acquire_recursive>
 80052fa:	bf00      	nop
 80052fc:	200008fd 	.word	0x200008fd

08005300 <__sfp_lock_release>:
 8005300:	4801      	ldr	r0, [pc, #4]	@ (8005308 <__sfp_lock_release+0x8>)
 8005302:	f000 b91b 	b.w	800553c <__retarget_lock_release_recursive>
 8005306:	bf00      	nop
 8005308:	200008fd 	.word	0x200008fd

0800530c <__sinit>:
 800530c:	b510      	push	{r4, lr}
 800530e:	4604      	mov	r4, r0
 8005310:	f7ff fff0 	bl	80052f4 <__sfp_lock_acquire>
 8005314:	6a23      	ldr	r3, [r4, #32]
 8005316:	b11b      	cbz	r3, 8005320 <__sinit+0x14>
 8005318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800531c:	f7ff bff0 	b.w	8005300 <__sfp_lock_release>
 8005320:	4b04      	ldr	r3, [pc, #16]	@ (8005334 <__sinit+0x28>)
 8005322:	6223      	str	r3, [r4, #32]
 8005324:	4b04      	ldr	r3, [pc, #16]	@ (8005338 <__sinit+0x2c>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d1f5      	bne.n	8005318 <__sinit+0xc>
 800532c:	f7ff ffc4 	bl	80052b8 <global_stdio_init.part.0>
 8005330:	e7f2      	b.n	8005318 <__sinit+0xc>
 8005332:	bf00      	nop
 8005334:	08005279 	.word	0x08005279
 8005338:	200008f4 	.word	0x200008f4

0800533c <_fwalk_sglue>:
 800533c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005340:	4607      	mov	r7, r0
 8005342:	4688      	mov	r8, r1
 8005344:	4614      	mov	r4, r2
 8005346:	2600      	movs	r6, #0
 8005348:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800534c:	f1b9 0901 	subs.w	r9, r9, #1
 8005350:	d505      	bpl.n	800535e <_fwalk_sglue+0x22>
 8005352:	6824      	ldr	r4, [r4, #0]
 8005354:	2c00      	cmp	r4, #0
 8005356:	d1f7      	bne.n	8005348 <_fwalk_sglue+0xc>
 8005358:	4630      	mov	r0, r6
 800535a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800535e:	89ab      	ldrh	r3, [r5, #12]
 8005360:	2b01      	cmp	r3, #1
 8005362:	d907      	bls.n	8005374 <_fwalk_sglue+0x38>
 8005364:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005368:	3301      	adds	r3, #1
 800536a:	d003      	beq.n	8005374 <_fwalk_sglue+0x38>
 800536c:	4629      	mov	r1, r5
 800536e:	4638      	mov	r0, r7
 8005370:	47c0      	blx	r8
 8005372:	4306      	orrs	r6, r0
 8005374:	3568      	adds	r5, #104	@ 0x68
 8005376:	e7e9      	b.n	800534c <_fwalk_sglue+0x10>

08005378 <siprintf>:
 8005378:	b40e      	push	{r1, r2, r3}
 800537a:	b500      	push	{lr}
 800537c:	b09c      	sub	sp, #112	@ 0x70
 800537e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005380:	9002      	str	r0, [sp, #8]
 8005382:	9006      	str	r0, [sp, #24]
 8005384:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005388:	4809      	ldr	r0, [pc, #36]	@ (80053b0 <siprintf+0x38>)
 800538a:	9107      	str	r1, [sp, #28]
 800538c:	9104      	str	r1, [sp, #16]
 800538e:	4909      	ldr	r1, [pc, #36]	@ (80053b4 <siprintf+0x3c>)
 8005390:	f853 2b04 	ldr.w	r2, [r3], #4
 8005394:	9105      	str	r1, [sp, #20]
 8005396:	6800      	ldr	r0, [r0, #0]
 8005398:	9301      	str	r3, [sp, #4]
 800539a:	a902      	add	r1, sp, #8
 800539c:	f001 fbfa 	bl	8006b94 <_svfiprintf_r>
 80053a0:	9b02      	ldr	r3, [sp, #8]
 80053a2:	2200      	movs	r2, #0
 80053a4:	701a      	strb	r2, [r3, #0]
 80053a6:	b01c      	add	sp, #112	@ 0x70
 80053a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80053ac:	b003      	add	sp, #12
 80053ae:	4770      	bx	lr
 80053b0:	20000028 	.word	0x20000028
 80053b4:	ffff0208 	.word	0xffff0208

080053b8 <__sread>:
 80053b8:	b510      	push	{r4, lr}
 80053ba:	460c      	mov	r4, r1
 80053bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053c0:	f000 f86c 	bl	800549c <_read_r>
 80053c4:	2800      	cmp	r0, #0
 80053c6:	bfab      	itete	ge
 80053c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80053ca:	89a3      	ldrhlt	r3, [r4, #12]
 80053cc:	181b      	addge	r3, r3, r0
 80053ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80053d2:	bfac      	ite	ge
 80053d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80053d6:	81a3      	strhlt	r3, [r4, #12]
 80053d8:	bd10      	pop	{r4, pc}

080053da <__swrite>:
 80053da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053de:	461f      	mov	r7, r3
 80053e0:	898b      	ldrh	r3, [r1, #12]
 80053e2:	05db      	lsls	r3, r3, #23
 80053e4:	4605      	mov	r5, r0
 80053e6:	460c      	mov	r4, r1
 80053e8:	4616      	mov	r6, r2
 80053ea:	d505      	bpl.n	80053f8 <__swrite+0x1e>
 80053ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053f0:	2302      	movs	r3, #2
 80053f2:	2200      	movs	r2, #0
 80053f4:	f000 f840 	bl	8005478 <_lseek_r>
 80053f8:	89a3      	ldrh	r3, [r4, #12]
 80053fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005402:	81a3      	strh	r3, [r4, #12]
 8005404:	4632      	mov	r2, r6
 8005406:	463b      	mov	r3, r7
 8005408:	4628      	mov	r0, r5
 800540a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800540e:	f000 b857 	b.w	80054c0 <_write_r>

08005412 <__sseek>:
 8005412:	b510      	push	{r4, lr}
 8005414:	460c      	mov	r4, r1
 8005416:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800541a:	f000 f82d 	bl	8005478 <_lseek_r>
 800541e:	1c43      	adds	r3, r0, #1
 8005420:	89a3      	ldrh	r3, [r4, #12]
 8005422:	bf15      	itete	ne
 8005424:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005426:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800542a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800542e:	81a3      	strheq	r3, [r4, #12]
 8005430:	bf18      	it	ne
 8005432:	81a3      	strhne	r3, [r4, #12]
 8005434:	bd10      	pop	{r4, pc}

08005436 <__sclose>:
 8005436:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800543a:	f000 b80d 	b.w	8005458 <_close_r>

0800543e <memset>:
 800543e:	4402      	add	r2, r0
 8005440:	4603      	mov	r3, r0
 8005442:	4293      	cmp	r3, r2
 8005444:	d100      	bne.n	8005448 <memset+0xa>
 8005446:	4770      	bx	lr
 8005448:	f803 1b01 	strb.w	r1, [r3], #1
 800544c:	e7f9      	b.n	8005442 <memset+0x4>
	...

08005450 <_localeconv_r>:
 8005450:	4800      	ldr	r0, [pc, #0]	@ (8005454 <_localeconv_r+0x4>)
 8005452:	4770      	bx	lr
 8005454:	20000168 	.word	0x20000168

08005458 <_close_r>:
 8005458:	b538      	push	{r3, r4, r5, lr}
 800545a:	4d06      	ldr	r5, [pc, #24]	@ (8005474 <_close_r+0x1c>)
 800545c:	2300      	movs	r3, #0
 800545e:	4604      	mov	r4, r0
 8005460:	4608      	mov	r0, r1
 8005462:	602b      	str	r3, [r5, #0]
 8005464:	f7fc fed2 	bl	800220c <_close>
 8005468:	1c43      	adds	r3, r0, #1
 800546a:	d102      	bne.n	8005472 <_close_r+0x1a>
 800546c:	682b      	ldr	r3, [r5, #0]
 800546e:	b103      	cbz	r3, 8005472 <_close_r+0x1a>
 8005470:	6023      	str	r3, [r4, #0]
 8005472:	bd38      	pop	{r3, r4, r5, pc}
 8005474:	200008f8 	.word	0x200008f8

08005478 <_lseek_r>:
 8005478:	b538      	push	{r3, r4, r5, lr}
 800547a:	4d07      	ldr	r5, [pc, #28]	@ (8005498 <_lseek_r+0x20>)
 800547c:	4604      	mov	r4, r0
 800547e:	4608      	mov	r0, r1
 8005480:	4611      	mov	r1, r2
 8005482:	2200      	movs	r2, #0
 8005484:	602a      	str	r2, [r5, #0]
 8005486:	461a      	mov	r2, r3
 8005488:	f7fc fee7 	bl	800225a <_lseek>
 800548c:	1c43      	adds	r3, r0, #1
 800548e:	d102      	bne.n	8005496 <_lseek_r+0x1e>
 8005490:	682b      	ldr	r3, [r5, #0]
 8005492:	b103      	cbz	r3, 8005496 <_lseek_r+0x1e>
 8005494:	6023      	str	r3, [r4, #0]
 8005496:	bd38      	pop	{r3, r4, r5, pc}
 8005498:	200008f8 	.word	0x200008f8

0800549c <_read_r>:
 800549c:	b538      	push	{r3, r4, r5, lr}
 800549e:	4d07      	ldr	r5, [pc, #28]	@ (80054bc <_read_r+0x20>)
 80054a0:	4604      	mov	r4, r0
 80054a2:	4608      	mov	r0, r1
 80054a4:	4611      	mov	r1, r2
 80054a6:	2200      	movs	r2, #0
 80054a8:	602a      	str	r2, [r5, #0]
 80054aa:	461a      	mov	r2, r3
 80054ac:	f7fc fe75 	bl	800219a <_read>
 80054b0:	1c43      	adds	r3, r0, #1
 80054b2:	d102      	bne.n	80054ba <_read_r+0x1e>
 80054b4:	682b      	ldr	r3, [r5, #0]
 80054b6:	b103      	cbz	r3, 80054ba <_read_r+0x1e>
 80054b8:	6023      	str	r3, [r4, #0]
 80054ba:	bd38      	pop	{r3, r4, r5, pc}
 80054bc:	200008f8 	.word	0x200008f8

080054c0 <_write_r>:
 80054c0:	b538      	push	{r3, r4, r5, lr}
 80054c2:	4d07      	ldr	r5, [pc, #28]	@ (80054e0 <_write_r+0x20>)
 80054c4:	4604      	mov	r4, r0
 80054c6:	4608      	mov	r0, r1
 80054c8:	4611      	mov	r1, r2
 80054ca:	2200      	movs	r2, #0
 80054cc:	602a      	str	r2, [r5, #0]
 80054ce:	461a      	mov	r2, r3
 80054d0:	f7fc fe80 	bl	80021d4 <_write>
 80054d4:	1c43      	adds	r3, r0, #1
 80054d6:	d102      	bne.n	80054de <_write_r+0x1e>
 80054d8:	682b      	ldr	r3, [r5, #0]
 80054da:	b103      	cbz	r3, 80054de <_write_r+0x1e>
 80054dc:	6023      	str	r3, [r4, #0]
 80054de:	bd38      	pop	{r3, r4, r5, pc}
 80054e0:	200008f8 	.word	0x200008f8

080054e4 <__errno>:
 80054e4:	4b01      	ldr	r3, [pc, #4]	@ (80054ec <__errno+0x8>)
 80054e6:	6818      	ldr	r0, [r3, #0]
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	20000028 	.word	0x20000028

080054f0 <__libc_init_array>:
 80054f0:	b570      	push	{r4, r5, r6, lr}
 80054f2:	4d0d      	ldr	r5, [pc, #52]	@ (8005528 <__libc_init_array+0x38>)
 80054f4:	4c0d      	ldr	r4, [pc, #52]	@ (800552c <__libc_init_array+0x3c>)
 80054f6:	1b64      	subs	r4, r4, r5
 80054f8:	10a4      	asrs	r4, r4, #2
 80054fa:	2600      	movs	r6, #0
 80054fc:	42a6      	cmp	r6, r4
 80054fe:	d109      	bne.n	8005514 <__libc_init_array+0x24>
 8005500:	4d0b      	ldr	r5, [pc, #44]	@ (8005530 <__libc_init_array+0x40>)
 8005502:	4c0c      	ldr	r4, [pc, #48]	@ (8005534 <__libc_init_array+0x44>)
 8005504:	f002 ffc2 	bl	800848c <_init>
 8005508:	1b64      	subs	r4, r4, r5
 800550a:	10a4      	asrs	r4, r4, #2
 800550c:	2600      	movs	r6, #0
 800550e:	42a6      	cmp	r6, r4
 8005510:	d105      	bne.n	800551e <__libc_init_array+0x2e>
 8005512:	bd70      	pop	{r4, r5, r6, pc}
 8005514:	f855 3b04 	ldr.w	r3, [r5], #4
 8005518:	4798      	blx	r3
 800551a:	3601      	adds	r6, #1
 800551c:	e7ee      	b.n	80054fc <__libc_init_array+0xc>
 800551e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005522:	4798      	blx	r3
 8005524:	3601      	adds	r6, #1
 8005526:	e7f2      	b.n	800550e <__libc_init_array+0x1e>
 8005528:	08009608 	.word	0x08009608
 800552c:	08009608 	.word	0x08009608
 8005530:	08009608 	.word	0x08009608
 8005534:	0800960c 	.word	0x0800960c

08005538 <__retarget_lock_init_recursive>:
 8005538:	4770      	bx	lr

0800553a <__retarget_lock_acquire_recursive>:
 800553a:	4770      	bx	lr

0800553c <__retarget_lock_release_recursive>:
 800553c:	4770      	bx	lr

0800553e <quorem>:
 800553e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005542:	6903      	ldr	r3, [r0, #16]
 8005544:	690c      	ldr	r4, [r1, #16]
 8005546:	42a3      	cmp	r3, r4
 8005548:	4607      	mov	r7, r0
 800554a:	db7e      	blt.n	800564a <quorem+0x10c>
 800554c:	3c01      	subs	r4, #1
 800554e:	f101 0814 	add.w	r8, r1, #20
 8005552:	00a3      	lsls	r3, r4, #2
 8005554:	f100 0514 	add.w	r5, r0, #20
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800555e:	9301      	str	r3, [sp, #4]
 8005560:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005564:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005568:	3301      	adds	r3, #1
 800556a:	429a      	cmp	r2, r3
 800556c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005570:	fbb2 f6f3 	udiv	r6, r2, r3
 8005574:	d32e      	bcc.n	80055d4 <quorem+0x96>
 8005576:	f04f 0a00 	mov.w	sl, #0
 800557a:	46c4      	mov	ip, r8
 800557c:	46ae      	mov	lr, r5
 800557e:	46d3      	mov	fp, sl
 8005580:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005584:	b298      	uxth	r0, r3
 8005586:	fb06 a000 	mla	r0, r6, r0, sl
 800558a:	0c02      	lsrs	r2, r0, #16
 800558c:	0c1b      	lsrs	r3, r3, #16
 800558e:	fb06 2303 	mla	r3, r6, r3, r2
 8005592:	f8de 2000 	ldr.w	r2, [lr]
 8005596:	b280      	uxth	r0, r0
 8005598:	b292      	uxth	r2, r2
 800559a:	1a12      	subs	r2, r2, r0
 800559c:	445a      	add	r2, fp
 800559e:	f8de 0000 	ldr.w	r0, [lr]
 80055a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80055ac:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80055b0:	b292      	uxth	r2, r2
 80055b2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80055b6:	45e1      	cmp	r9, ip
 80055b8:	f84e 2b04 	str.w	r2, [lr], #4
 80055bc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80055c0:	d2de      	bcs.n	8005580 <quorem+0x42>
 80055c2:	9b00      	ldr	r3, [sp, #0]
 80055c4:	58eb      	ldr	r3, [r5, r3]
 80055c6:	b92b      	cbnz	r3, 80055d4 <quorem+0x96>
 80055c8:	9b01      	ldr	r3, [sp, #4]
 80055ca:	3b04      	subs	r3, #4
 80055cc:	429d      	cmp	r5, r3
 80055ce:	461a      	mov	r2, r3
 80055d0:	d32f      	bcc.n	8005632 <quorem+0xf4>
 80055d2:	613c      	str	r4, [r7, #16]
 80055d4:	4638      	mov	r0, r7
 80055d6:	f001 f979 	bl	80068cc <__mcmp>
 80055da:	2800      	cmp	r0, #0
 80055dc:	db25      	blt.n	800562a <quorem+0xec>
 80055de:	4629      	mov	r1, r5
 80055e0:	2000      	movs	r0, #0
 80055e2:	f858 2b04 	ldr.w	r2, [r8], #4
 80055e6:	f8d1 c000 	ldr.w	ip, [r1]
 80055ea:	fa1f fe82 	uxth.w	lr, r2
 80055ee:	fa1f f38c 	uxth.w	r3, ip
 80055f2:	eba3 030e 	sub.w	r3, r3, lr
 80055f6:	4403      	add	r3, r0
 80055f8:	0c12      	lsrs	r2, r2, #16
 80055fa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80055fe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005602:	b29b      	uxth	r3, r3
 8005604:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005608:	45c1      	cmp	r9, r8
 800560a:	f841 3b04 	str.w	r3, [r1], #4
 800560e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005612:	d2e6      	bcs.n	80055e2 <quorem+0xa4>
 8005614:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005618:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800561c:	b922      	cbnz	r2, 8005628 <quorem+0xea>
 800561e:	3b04      	subs	r3, #4
 8005620:	429d      	cmp	r5, r3
 8005622:	461a      	mov	r2, r3
 8005624:	d30b      	bcc.n	800563e <quorem+0x100>
 8005626:	613c      	str	r4, [r7, #16]
 8005628:	3601      	adds	r6, #1
 800562a:	4630      	mov	r0, r6
 800562c:	b003      	add	sp, #12
 800562e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005632:	6812      	ldr	r2, [r2, #0]
 8005634:	3b04      	subs	r3, #4
 8005636:	2a00      	cmp	r2, #0
 8005638:	d1cb      	bne.n	80055d2 <quorem+0x94>
 800563a:	3c01      	subs	r4, #1
 800563c:	e7c6      	b.n	80055cc <quorem+0x8e>
 800563e:	6812      	ldr	r2, [r2, #0]
 8005640:	3b04      	subs	r3, #4
 8005642:	2a00      	cmp	r2, #0
 8005644:	d1ef      	bne.n	8005626 <quorem+0xe8>
 8005646:	3c01      	subs	r4, #1
 8005648:	e7ea      	b.n	8005620 <quorem+0xe2>
 800564a:	2000      	movs	r0, #0
 800564c:	e7ee      	b.n	800562c <quorem+0xee>
	...

08005650 <_dtoa_r>:
 8005650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005654:	69c7      	ldr	r7, [r0, #28]
 8005656:	b099      	sub	sp, #100	@ 0x64
 8005658:	ed8d 0b02 	vstr	d0, [sp, #8]
 800565c:	ec55 4b10 	vmov	r4, r5, d0
 8005660:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005662:	9109      	str	r1, [sp, #36]	@ 0x24
 8005664:	4683      	mov	fp, r0
 8005666:	920e      	str	r2, [sp, #56]	@ 0x38
 8005668:	9313      	str	r3, [sp, #76]	@ 0x4c
 800566a:	b97f      	cbnz	r7, 800568c <_dtoa_r+0x3c>
 800566c:	2010      	movs	r0, #16
 800566e:	f000 fdfd 	bl	800626c <malloc>
 8005672:	4602      	mov	r2, r0
 8005674:	f8cb 001c 	str.w	r0, [fp, #28]
 8005678:	b920      	cbnz	r0, 8005684 <_dtoa_r+0x34>
 800567a:	4ba7      	ldr	r3, [pc, #668]	@ (8005918 <_dtoa_r+0x2c8>)
 800567c:	21ef      	movs	r1, #239	@ 0xef
 800567e:	48a7      	ldr	r0, [pc, #668]	@ (800591c <_dtoa_r+0x2cc>)
 8005680:	f001 fc68 	bl	8006f54 <__assert_func>
 8005684:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005688:	6007      	str	r7, [r0, #0]
 800568a:	60c7      	str	r7, [r0, #12]
 800568c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005690:	6819      	ldr	r1, [r3, #0]
 8005692:	b159      	cbz	r1, 80056ac <_dtoa_r+0x5c>
 8005694:	685a      	ldr	r2, [r3, #4]
 8005696:	604a      	str	r2, [r1, #4]
 8005698:	2301      	movs	r3, #1
 800569a:	4093      	lsls	r3, r2
 800569c:	608b      	str	r3, [r1, #8]
 800569e:	4658      	mov	r0, fp
 80056a0:	f000 feda 	bl	8006458 <_Bfree>
 80056a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80056a8:	2200      	movs	r2, #0
 80056aa:	601a      	str	r2, [r3, #0]
 80056ac:	1e2b      	subs	r3, r5, #0
 80056ae:	bfb9      	ittee	lt
 80056b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80056b4:	9303      	strlt	r3, [sp, #12]
 80056b6:	2300      	movge	r3, #0
 80056b8:	6033      	strge	r3, [r6, #0]
 80056ba:	9f03      	ldr	r7, [sp, #12]
 80056bc:	4b98      	ldr	r3, [pc, #608]	@ (8005920 <_dtoa_r+0x2d0>)
 80056be:	bfbc      	itt	lt
 80056c0:	2201      	movlt	r2, #1
 80056c2:	6032      	strlt	r2, [r6, #0]
 80056c4:	43bb      	bics	r3, r7
 80056c6:	d112      	bne.n	80056ee <_dtoa_r+0x9e>
 80056c8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80056ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80056ce:	6013      	str	r3, [r2, #0]
 80056d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80056d4:	4323      	orrs	r3, r4
 80056d6:	f000 854d 	beq.w	8006174 <_dtoa_r+0xb24>
 80056da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80056dc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005934 <_dtoa_r+0x2e4>
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 854f 	beq.w	8006184 <_dtoa_r+0xb34>
 80056e6:	f10a 0303 	add.w	r3, sl, #3
 80056ea:	f000 bd49 	b.w	8006180 <_dtoa_r+0xb30>
 80056ee:	ed9d 7b02 	vldr	d7, [sp, #8]
 80056f2:	2200      	movs	r2, #0
 80056f4:	ec51 0b17 	vmov	r0, r1, d7
 80056f8:	2300      	movs	r3, #0
 80056fa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80056fe:	f7fb f9eb 	bl	8000ad8 <__aeabi_dcmpeq>
 8005702:	4680      	mov	r8, r0
 8005704:	b158      	cbz	r0, 800571e <_dtoa_r+0xce>
 8005706:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005708:	2301      	movs	r3, #1
 800570a:	6013      	str	r3, [r2, #0]
 800570c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800570e:	b113      	cbz	r3, 8005716 <_dtoa_r+0xc6>
 8005710:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005712:	4b84      	ldr	r3, [pc, #528]	@ (8005924 <_dtoa_r+0x2d4>)
 8005714:	6013      	str	r3, [r2, #0]
 8005716:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005938 <_dtoa_r+0x2e8>
 800571a:	f000 bd33 	b.w	8006184 <_dtoa_r+0xb34>
 800571e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005722:	aa16      	add	r2, sp, #88	@ 0x58
 8005724:	a917      	add	r1, sp, #92	@ 0x5c
 8005726:	4658      	mov	r0, fp
 8005728:	f001 f980 	bl	8006a2c <__d2b>
 800572c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005730:	4681      	mov	r9, r0
 8005732:	2e00      	cmp	r6, #0
 8005734:	d077      	beq.n	8005826 <_dtoa_r+0x1d6>
 8005736:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005738:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800573c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005740:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005744:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005748:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800574c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005750:	4619      	mov	r1, r3
 8005752:	2200      	movs	r2, #0
 8005754:	4b74      	ldr	r3, [pc, #464]	@ (8005928 <_dtoa_r+0x2d8>)
 8005756:	f7fa fd9f 	bl	8000298 <__aeabi_dsub>
 800575a:	a369      	add	r3, pc, #420	@ (adr r3, 8005900 <_dtoa_r+0x2b0>)
 800575c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005760:	f7fa ff52 	bl	8000608 <__aeabi_dmul>
 8005764:	a368      	add	r3, pc, #416	@ (adr r3, 8005908 <_dtoa_r+0x2b8>)
 8005766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800576a:	f7fa fd97 	bl	800029c <__adddf3>
 800576e:	4604      	mov	r4, r0
 8005770:	4630      	mov	r0, r6
 8005772:	460d      	mov	r5, r1
 8005774:	f7fa fede 	bl	8000534 <__aeabi_i2d>
 8005778:	a365      	add	r3, pc, #404	@ (adr r3, 8005910 <_dtoa_r+0x2c0>)
 800577a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800577e:	f7fa ff43 	bl	8000608 <__aeabi_dmul>
 8005782:	4602      	mov	r2, r0
 8005784:	460b      	mov	r3, r1
 8005786:	4620      	mov	r0, r4
 8005788:	4629      	mov	r1, r5
 800578a:	f7fa fd87 	bl	800029c <__adddf3>
 800578e:	4604      	mov	r4, r0
 8005790:	460d      	mov	r5, r1
 8005792:	f7fb f9e9 	bl	8000b68 <__aeabi_d2iz>
 8005796:	2200      	movs	r2, #0
 8005798:	4607      	mov	r7, r0
 800579a:	2300      	movs	r3, #0
 800579c:	4620      	mov	r0, r4
 800579e:	4629      	mov	r1, r5
 80057a0:	f7fb f9a4 	bl	8000aec <__aeabi_dcmplt>
 80057a4:	b140      	cbz	r0, 80057b8 <_dtoa_r+0x168>
 80057a6:	4638      	mov	r0, r7
 80057a8:	f7fa fec4 	bl	8000534 <__aeabi_i2d>
 80057ac:	4622      	mov	r2, r4
 80057ae:	462b      	mov	r3, r5
 80057b0:	f7fb f992 	bl	8000ad8 <__aeabi_dcmpeq>
 80057b4:	b900      	cbnz	r0, 80057b8 <_dtoa_r+0x168>
 80057b6:	3f01      	subs	r7, #1
 80057b8:	2f16      	cmp	r7, #22
 80057ba:	d851      	bhi.n	8005860 <_dtoa_r+0x210>
 80057bc:	4b5b      	ldr	r3, [pc, #364]	@ (800592c <_dtoa_r+0x2dc>)
 80057be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80057c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057ca:	f7fb f98f 	bl	8000aec <__aeabi_dcmplt>
 80057ce:	2800      	cmp	r0, #0
 80057d0:	d048      	beq.n	8005864 <_dtoa_r+0x214>
 80057d2:	3f01      	subs	r7, #1
 80057d4:	2300      	movs	r3, #0
 80057d6:	9312      	str	r3, [sp, #72]	@ 0x48
 80057d8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80057da:	1b9b      	subs	r3, r3, r6
 80057dc:	1e5a      	subs	r2, r3, #1
 80057de:	bf44      	itt	mi
 80057e0:	f1c3 0801 	rsbmi	r8, r3, #1
 80057e4:	2300      	movmi	r3, #0
 80057e6:	9208      	str	r2, [sp, #32]
 80057e8:	bf54      	ite	pl
 80057ea:	f04f 0800 	movpl.w	r8, #0
 80057ee:	9308      	strmi	r3, [sp, #32]
 80057f0:	2f00      	cmp	r7, #0
 80057f2:	db39      	blt.n	8005868 <_dtoa_r+0x218>
 80057f4:	9b08      	ldr	r3, [sp, #32]
 80057f6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80057f8:	443b      	add	r3, r7
 80057fa:	9308      	str	r3, [sp, #32]
 80057fc:	2300      	movs	r3, #0
 80057fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8005800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005802:	2b09      	cmp	r3, #9
 8005804:	d864      	bhi.n	80058d0 <_dtoa_r+0x280>
 8005806:	2b05      	cmp	r3, #5
 8005808:	bfc4      	itt	gt
 800580a:	3b04      	subgt	r3, #4
 800580c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800580e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005810:	f1a3 0302 	sub.w	r3, r3, #2
 8005814:	bfcc      	ite	gt
 8005816:	2400      	movgt	r4, #0
 8005818:	2401      	movle	r4, #1
 800581a:	2b03      	cmp	r3, #3
 800581c:	d863      	bhi.n	80058e6 <_dtoa_r+0x296>
 800581e:	e8df f003 	tbb	[pc, r3]
 8005822:	372a      	.short	0x372a
 8005824:	5535      	.short	0x5535
 8005826:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800582a:	441e      	add	r6, r3
 800582c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005830:	2b20      	cmp	r3, #32
 8005832:	bfc1      	itttt	gt
 8005834:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005838:	409f      	lslgt	r7, r3
 800583a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800583e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005842:	bfd6      	itet	le
 8005844:	f1c3 0320 	rsble	r3, r3, #32
 8005848:	ea47 0003 	orrgt.w	r0, r7, r3
 800584c:	fa04 f003 	lslle.w	r0, r4, r3
 8005850:	f7fa fe60 	bl	8000514 <__aeabi_ui2d>
 8005854:	2201      	movs	r2, #1
 8005856:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800585a:	3e01      	subs	r6, #1
 800585c:	9214      	str	r2, [sp, #80]	@ 0x50
 800585e:	e777      	b.n	8005750 <_dtoa_r+0x100>
 8005860:	2301      	movs	r3, #1
 8005862:	e7b8      	b.n	80057d6 <_dtoa_r+0x186>
 8005864:	9012      	str	r0, [sp, #72]	@ 0x48
 8005866:	e7b7      	b.n	80057d8 <_dtoa_r+0x188>
 8005868:	427b      	negs	r3, r7
 800586a:	930a      	str	r3, [sp, #40]	@ 0x28
 800586c:	2300      	movs	r3, #0
 800586e:	eba8 0807 	sub.w	r8, r8, r7
 8005872:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005874:	e7c4      	b.n	8005800 <_dtoa_r+0x1b0>
 8005876:	2300      	movs	r3, #0
 8005878:	930b      	str	r3, [sp, #44]	@ 0x2c
 800587a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800587c:	2b00      	cmp	r3, #0
 800587e:	dc35      	bgt.n	80058ec <_dtoa_r+0x29c>
 8005880:	2301      	movs	r3, #1
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	9307      	str	r3, [sp, #28]
 8005886:	461a      	mov	r2, r3
 8005888:	920e      	str	r2, [sp, #56]	@ 0x38
 800588a:	e00b      	b.n	80058a4 <_dtoa_r+0x254>
 800588c:	2301      	movs	r3, #1
 800588e:	e7f3      	b.n	8005878 <_dtoa_r+0x228>
 8005890:	2300      	movs	r3, #0
 8005892:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005894:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005896:	18fb      	adds	r3, r7, r3
 8005898:	9300      	str	r3, [sp, #0]
 800589a:	3301      	adds	r3, #1
 800589c:	2b01      	cmp	r3, #1
 800589e:	9307      	str	r3, [sp, #28]
 80058a0:	bfb8      	it	lt
 80058a2:	2301      	movlt	r3, #1
 80058a4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80058a8:	2100      	movs	r1, #0
 80058aa:	2204      	movs	r2, #4
 80058ac:	f102 0514 	add.w	r5, r2, #20
 80058b0:	429d      	cmp	r5, r3
 80058b2:	d91f      	bls.n	80058f4 <_dtoa_r+0x2a4>
 80058b4:	6041      	str	r1, [r0, #4]
 80058b6:	4658      	mov	r0, fp
 80058b8:	f000 fd8e 	bl	80063d8 <_Balloc>
 80058bc:	4682      	mov	sl, r0
 80058be:	2800      	cmp	r0, #0
 80058c0:	d13c      	bne.n	800593c <_dtoa_r+0x2ec>
 80058c2:	4b1b      	ldr	r3, [pc, #108]	@ (8005930 <_dtoa_r+0x2e0>)
 80058c4:	4602      	mov	r2, r0
 80058c6:	f240 11af 	movw	r1, #431	@ 0x1af
 80058ca:	e6d8      	b.n	800567e <_dtoa_r+0x2e>
 80058cc:	2301      	movs	r3, #1
 80058ce:	e7e0      	b.n	8005892 <_dtoa_r+0x242>
 80058d0:	2401      	movs	r4, #1
 80058d2:	2300      	movs	r3, #0
 80058d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80058d6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80058d8:	f04f 33ff 	mov.w	r3, #4294967295
 80058dc:	9300      	str	r3, [sp, #0]
 80058de:	9307      	str	r3, [sp, #28]
 80058e0:	2200      	movs	r2, #0
 80058e2:	2312      	movs	r3, #18
 80058e4:	e7d0      	b.n	8005888 <_dtoa_r+0x238>
 80058e6:	2301      	movs	r3, #1
 80058e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058ea:	e7f5      	b.n	80058d8 <_dtoa_r+0x288>
 80058ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058ee:	9300      	str	r3, [sp, #0]
 80058f0:	9307      	str	r3, [sp, #28]
 80058f2:	e7d7      	b.n	80058a4 <_dtoa_r+0x254>
 80058f4:	3101      	adds	r1, #1
 80058f6:	0052      	lsls	r2, r2, #1
 80058f8:	e7d8      	b.n	80058ac <_dtoa_r+0x25c>
 80058fa:	bf00      	nop
 80058fc:	f3af 8000 	nop.w
 8005900:	636f4361 	.word	0x636f4361
 8005904:	3fd287a7 	.word	0x3fd287a7
 8005908:	8b60c8b3 	.word	0x8b60c8b3
 800590c:	3fc68a28 	.word	0x3fc68a28
 8005910:	509f79fb 	.word	0x509f79fb
 8005914:	3fd34413 	.word	0x3fd34413
 8005918:	080093a2 	.word	0x080093a2
 800591c:	080093b9 	.word	0x080093b9
 8005920:	7ff00000 	.word	0x7ff00000
 8005924:	08009372 	.word	0x08009372
 8005928:	3ff80000 	.word	0x3ff80000
 800592c:	080094b0 	.word	0x080094b0
 8005930:	08009411 	.word	0x08009411
 8005934:	0800939e 	.word	0x0800939e
 8005938:	08009371 	.word	0x08009371
 800593c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005940:	6018      	str	r0, [r3, #0]
 8005942:	9b07      	ldr	r3, [sp, #28]
 8005944:	2b0e      	cmp	r3, #14
 8005946:	f200 80a4 	bhi.w	8005a92 <_dtoa_r+0x442>
 800594a:	2c00      	cmp	r4, #0
 800594c:	f000 80a1 	beq.w	8005a92 <_dtoa_r+0x442>
 8005950:	2f00      	cmp	r7, #0
 8005952:	dd33      	ble.n	80059bc <_dtoa_r+0x36c>
 8005954:	4bad      	ldr	r3, [pc, #692]	@ (8005c0c <_dtoa_r+0x5bc>)
 8005956:	f007 020f 	and.w	r2, r7, #15
 800595a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800595e:	ed93 7b00 	vldr	d7, [r3]
 8005962:	05f8      	lsls	r0, r7, #23
 8005964:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005968:	ea4f 1427 	mov.w	r4, r7, asr #4
 800596c:	d516      	bpl.n	800599c <_dtoa_r+0x34c>
 800596e:	4ba8      	ldr	r3, [pc, #672]	@ (8005c10 <_dtoa_r+0x5c0>)
 8005970:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005974:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005978:	f7fa ff70 	bl	800085c <__aeabi_ddiv>
 800597c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005980:	f004 040f 	and.w	r4, r4, #15
 8005984:	2603      	movs	r6, #3
 8005986:	4da2      	ldr	r5, [pc, #648]	@ (8005c10 <_dtoa_r+0x5c0>)
 8005988:	b954      	cbnz	r4, 80059a0 <_dtoa_r+0x350>
 800598a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800598e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005992:	f7fa ff63 	bl	800085c <__aeabi_ddiv>
 8005996:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800599a:	e028      	b.n	80059ee <_dtoa_r+0x39e>
 800599c:	2602      	movs	r6, #2
 800599e:	e7f2      	b.n	8005986 <_dtoa_r+0x336>
 80059a0:	07e1      	lsls	r1, r4, #31
 80059a2:	d508      	bpl.n	80059b6 <_dtoa_r+0x366>
 80059a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059ac:	f7fa fe2c 	bl	8000608 <__aeabi_dmul>
 80059b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059b4:	3601      	adds	r6, #1
 80059b6:	1064      	asrs	r4, r4, #1
 80059b8:	3508      	adds	r5, #8
 80059ba:	e7e5      	b.n	8005988 <_dtoa_r+0x338>
 80059bc:	f000 80d2 	beq.w	8005b64 <_dtoa_r+0x514>
 80059c0:	427c      	negs	r4, r7
 80059c2:	4b92      	ldr	r3, [pc, #584]	@ (8005c0c <_dtoa_r+0x5bc>)
 80059c4:	4d92      	ldr	r5, [pc, #584]	@ (8005c10 <_dtoa_r+0x5c0>)
 80059c6:	f004 020f 	and.w	r2, r4, #15
 80059ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059d6:	f7fa fe17 	bl	8000608 <__aeabi_dmul>
 80059da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059de:	1124      	asrs	r4, r4, #4
 80059e0:	2300      	movs	r3, #0
 80059e2:	2602      	movs	r6, #2
 80059e4:	2c00      	cmp	r4, #0
 80059e6:	f040 80b2 	bne.w	8005b4e <_dtoa_r+0x4fe>
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d1d3      	bne.n	8005996 <_dtoa_r+0x346>
 80059ee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80059f0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	f000 80b7 	beq.w	8005b68 <_dtoa_r+0x518>
 80059fa:	4b86      	ldr	r3, [pc, #536]	@ (8005c14 <_dtoa_r+0x5c4>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	4620      	mov	r0, r4
 8005a00:	4629      	mov	r1, r5
 8005a02:	f7fb f873 	bl	8000aec <__aeabi_dcmplt>
 8005a06:	2800      	cmp	r0, #0
 8005a08:	f000 80ae 	beq.w	8005b68 <_dtoa_r+0x518>
 8005a0c:	9b07      	ldr	r3, [sp, #28]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 80aa 	beq.w	8005b68 <_dtoa_r+0x518>
 8005a14:	9b00      	ldr	r3, [sp, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	dd37      	ble.n	8005a8a <_dtoa_r+0x43a>
 8005a1a:	1e7b      	subs	r3, r7, #1
 8005a1c:	9304      	str	r3, [sp, #16]
 8005a1e:	4620      	mov	r0, r4
 8005a20:	4b7d      	ldr	r3, [pc, #500]	@ (8005c18 <_dtoa_r+0x5c8>)
 8005a22:	2200      	movs	r2, #0
 8005a24:	4629      	mov	r1, r5
 8005a26:	f7fa fdef 	bl	8000608 <__aeabi_dmul>
 8005a2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a2e:	9c00      	ldr	r4, [sp, #0]
 8005a30:	3601      	adds	r6, #1
 8005a32:	4630      	mov	r0, r6
 8005a34:	f7fa fd7e 	bl	8000534 <__aeabi_i2d>
 8005a38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a3c:	f7fa fde4 	bl	8000608 <__aeabi_dmul>
 8005a40:	4b76      	ldr	r3, [pc, #472]	@ (8005c1c <_dtoa_r+0x5cc>)
 8005a42:	2200      	movs	r2, #0
 8005a44:	f7fa fc2a 	bl	800029c <__adddf3>
 8005a48:	4605      	mov	r5, r0
 8005a4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005a4e:	2c00      	cmp	r4, #0
 8005a50:	f040 808d 	bne.w	8005b6e <_dtoa_r+0x51e>
 8005a54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a58:	4b71      	ldr	r3, [pc, #452]	@ (8005c20 <_dtoa_r+0x5d0>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f7fa fc1c 	bl	8000298 <__aeabi_dsub>
 8005a60:	4602      	mov	r2, r0
 8005a62:	460b      	mov	r3, r1
 8005a64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a68:	462a      	mov	r2, r5
 8005a6a:	4633      	mov	r3, r6
 8005a6c:	f7fb f85c 	bl	8000b28 <__aeabi_dcmpgt>
 8005a70:	2800      	cmp	r0, #0
 8005a72:	f040 828b 	bne.w	8005f8c <_dtoa_r+0x93c>
 8005a76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a7a:	462a      	mov	r2, r5
 8005a7c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005a80:	f7fb f834 	bl	8000aec <__aeabi_dcmplt>
 8005a84:	2800      	cmp	r0, #0
 8005a86:	f040 8128 	bne.w	8005cda <_dtoa_r+0x68a>
 8005a8a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005a8e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005a92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f2c0 815a 	blt.w	8005d4e <_dtoa_r+0x6fe>
 8005a9a:	2f0e      	cmp	r7, #14
 8005a9c:	f300 8157 	bgt.w	8005d4e <_dtoa_r+0x6fe>
 8005aa0:	4b5a      	ldr	r3, [pc, #360]	@ (8005c0c <_dtoa_r+0x5bc>)
 8005aa2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005aa6:	ed93 7b00 	vldr	d7, [r3]
 8005aaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	ed8d 7b00 	vstr	d7, [sp]
 8005ab2:	da03      	bge.n	8005abc <_dtoa_r+0x46c>
 8005ab4:	9b07      	ldr	r3, [sp, #28]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	f340 8101 	ble.w	8005cbe <_dtoa_r+0x66e>
 8005abc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005ac0:	4656      	mov	r6, sl
 8005ac2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ac6:	4620      	mov	r0, r4
 8005ac8:	4629      	mov	r1, r5
 8005aca:	f7fa fec7 	bl	800085c <__aeabi_ddiv>
 8005ace:	f7fb f84b 	bl	8000b68 <__aeabi_d2iz>
 8005ad2:	4680      	mov	r8, r0
 8005ad4:	f7fa fd2e 	bl	8000534 <__aeabi_i2d>
 8005ad8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005adc:	f7fa fd94 	bl	8000608 <__aeabi_dmul>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	460b      	mov	r3, r1
 8005ae4:	4620      	mov	r0, r4
 8005ae6:	4629      	mov	r1, r5
 8005ae8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005aec:	f7fa fbd4 	bl	8000298 <__aeabi_dsub>
 8005af0:	f806 4b01 	strb.w	r4, [r6], #1
 8005af4:	9d07      	ldr	r5, [sp, #28]
 8005af6:	eba6 040a 	sub.w	r4, r6, sl
 8005afa:	42a5      	cmp	r5, r4
 8005afc:	4602      	mov	r2, r0
 8005afe:	460b      	mov	r3, r1
 8005b00:	f040 8117 	bne.w	8005d32 <_dtoa_r+0x6e2>
 8005b04:	f7fa fbca 	bl	800029c <__adddf3>
 8005b08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b0c:	4604      	mov	r4, r0
 8005b0e:	460d      	mov	r5, r1
 8005b10:	f7fb f80a 	bl	8000b28 <__aeabi_dcmpgt>
 8005b14:	2800      	cmp	r0, #0
 8005b16:	f040 80f9 	bne.w	8005d0c <_dtoa_r+0x6bc>
 8005b1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b1e:	4620      	mov	r0, r4
 8005b20:	4629      	mov	r1, r5
 8005b22:	f7fa ffd9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b26:	b118      	cbz	r0, 8005b30 <_dtoa_r+0x4e0>
 8005b28:	f018 0f01 	tst.w	r8, #1
 8005b2c:	f040 80ee 	bne.w	8005d0c <_dtoa_r+0x6bc>
 8005b30:	4649      	mov	r1, r9
 8005b32:	4658      	mov	r0, fp
 8005b34:	f000 fc90 	bl	8006458 <_Bfree>
 8005b38:	2300      	movs	r3, #0
 8005b3a:	7033      	strb	r3, [r6, #0]
 8005b3c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b3e:	3701      	adds	r7, #1
 8005b40:	601f      	str	r7, [r3, #0]
 8005b42:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f000 831d 	beq.w	8006184 <_dtoa_r+0xb34>
 8005b4a:	601e      	str	r6, [r3, #0]
 8005b4c:	e31a      	b.n	8006184 <_dtoa_r+0xb34>
 8005b4e:	07e2      	lsls	r2, r4, #31
 8005b50:	d505      	bpl.n	8005b5e <_dtoa_r+0x50e>
 8005b52:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b56:	f7fa fd57 	bl	8000608 <__aeabi_dmul>
 8005b5a:	3601      	adds	r6, #1
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	1064      	asrs	r4, r4, #1
 8005b60:	3508      	adds	r5, #8
 8005b62:	e73f      	b.n	80059e4 <_dtoa_r+0x394>
 8005b64:	2602      	movs	r6, #2
 8005b66:	e742      	b.n	80059ee <_dtoa_r+0x39e>
 8005b68:	9c07      	ldr	r4, [sp, #28]
 8005b6a:	9704      	str	r7, [sp, #16]
 8005b6c:	e761      	b.n	8005a32 <_dtoa_r+0x3e2>
 8005b6e:	4b27      	ldr	r3, [pc, #156]	@ (8005c0c <_dtoa_r+0x5bc>)
 8005b70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b72:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005b76:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b7a:	4454      	add	r4, sl
 8005b7c:	2900      	cmp	r1, #0
 8005b7e:	d053      	beq.n	8005c28 <_dtoa_r+0x5d8>
 8005b80:	4928      	ldr	r1, [pc, #160]	@ (8005c24 <_dtoa_r+0x5d4>)
 8005b82:	2000      	movs	r0, #0
 8005b84:	f7fa fe6a 	bl	800085c <__aeabi_ddiv>
 8005b88:	4633      	mov	r3, r6
 8005b8a:	462a      	mov	r2, r5
 8005b8c:	f7fa fb84 	bl	8000298 <__aeabi_dsub>
 8005b90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b94:	4656      	mov	r6, sl
 8005b96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b9a:	f7fa ffe5 	bl	8000b68 <__aeabi_d2iz>
 8005b9e:	4605      	mov	r5, r0
 8005ba0:	f7fa fcc8 	bl	8000534 <__aeabi_i2d>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bac:	f7fa fb74 	bl	8000298 <__aeabi_dsub>
 8005bb0:	3530      	adds	r5, #48	@ 0x30
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005bba:	f806 5b01 	strb.w	r5, [r6], #1
 8005bbe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005bc2:	f7fa ff93 	bl	8000aec <__aeabi_dcmplt>
 8005bc6:	2800      	cmp	r0, #0
 8005bc8:	d171      	bne.n	8005cae <_dtoa_r+0x65e>
 8005bca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005bce:	4911      	ldr	r1, [pc, #68]	@ (8005c14 <_dtoa_r+0x5c4>)
 8005bd0:	2000      	movs	r0, #0
 8005bd2:	f7fa fb61 	bl	8000298 <__aeabi_dsub>
 8005bd6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005bda:	f7fa ff87 	bl	8000aec <__aeabi_dcmplt>
 8005bde:	2800      	cmp	r0, #0
 8005be0:	f040 8095 	bne.w	8005d0e <_dtoa_r+0x6be>
 8005be4:	42a6      	cmp	r6, r4
 8005be6:	f43f af50 	beq.w	8005a8a <_dtoa_r+0x43a>
 8005bea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005bee:	4b0a      	ldr	r3, [pc, #40]	@ (8005c18 <_dtoa_r+0x5c8>)
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f7fa fd09 	bl	8000608 <__aeabi_dmul>
 8005bf6:	4b08      	ldr	r3, [pc, #32]	@ (8005c18 <_dtoa_r+0x5c8>)
 8005bf8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c02:	f7fa fd01 	bl	8000608 <__aeabi_dmul>
 8005c06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c0a:	e7c4      	b.n	8005b96 <_dtoa_r+0x546>
 8005c0c:	080094b0 	.word	0x080094b0
 8005c10:	08009488 	.word	0x08009488
 8005c14:	3ff00000 	.word	0x3ff00000
 8005c18:	40240000 	.word	0x40240000
 8005c1c:	401c0000 	.word	0x401c0000
 8005c20:	40140000 	.word	0x40140000
 8005c24:	3fe00000 	.word	0x3fe00000
 8005c28:	4631      	mov	r1, r6
 8005c2a:	4628      	mov	r0, r5
 8005c2c:	f7fa fcec 	bl	8000608 <__aeabi_dmul>
 8005c30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c34:	9415      	str	r4, [sp, #84]	@ 0x54
 8005c36:	4656      	mov	r6, sl
 8005c38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c3c:	f7fa ff94 	bl	8000b68 <__aeabi_d2iz>
 8005c40:	4605      	mov	r5, r0
 8005c42:	f7fa fc77 	bl	8000534 <__aeabi_i2d>
 8005c46:	4602      	mov	r2, r0
 8005c48:	460b      	mov	r3, r1
 8005c4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c4e:	f7fa fb23 	bl	8000298 <__aeabi_dsub>
 8005c52:	3530      	adds	r5, #48	@ 0x30
 8005c54:	f806 5b01 	strb.w	r5, [r6], #1
 8005c58:	4602      	mov	r2, r0
 8005c5a:	460b      	mov	r3, r1
 8005c5c:	42a6      	cmp	r6, r4
 8005c5e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c62:	f04f 0200 	mov.w	r2, #0
 8005c66:	d124      	bne.n	8005cb2 <_dtoa_r+0x662>
 8005c68:	4bac      	ldr	r3, [pc, #688]	@ (8005f1c <_dtoa_r+0x8cc>)
 8005c6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c6e:	f7fa fb15 	bl	800029c <__adddf3>
 8005c72:	4602      	mov	r2, r0
 8005c74:	460b      	mov	r3, r1
 8005c76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c7a:	f7fa ff55 	bl	8000b28 <__aeabi_dcmpgt>
 8005c7e:	2800      	cmp	r0, #0
 8005c80:	d145      	bne.n	8005d0e <_dtoa_r+0x6be>
 8005c82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c86:	49a5      	ldr	r1, [pc, #660]	@ (8005f1c <_dtoa_r+0x8cc>)
 8005c88:	2000      	movs	r0, #0
 8005c8a:	f7fa fb05 	bl	8000298 <__aeabi_dsub>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	460b      	mov	r3, r1
 8005c92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c96:	f7fa ff29 	bl	8000aec <__aeabi_dcmplt>
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	f43f aef5 	beq.w	8005a8a <_dtoa_r+0x43a>
 8005ca0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005ca2:	1e73      	subs	r3, r6, #1
 8005ca4:	9315      	str	r3, [sp, #84]	@ 0x54
 8005ca6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005caa:	2b30      	cmp	r3, #48	@ 0x30
 8005cac:	d0f8      	beq.n	8005ca0 <_dtoa_r+0x650>
 8005cae:	9f04      	ldr	r7, [sp, #16]
 8005cb0:	e73e      	b.n	8005b30 <_dtoa_r+0x4e0>
 8005cb2:	4b9b      	ldr	r3, [pc, #620]	@ (8005f20 <_dtoa_r+0x8d0>)
 8005cb4:	f7fa fca8 	bl	8000608 <__aeabi_dmul>
 8005cb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cbc:	e7bc      	b.n	8005c38 <_dtoa_r+0x5e8>
 8005cbe:	d10c      	bne.n	8005cda <_dtoa_r+0x68a>
 8005cc0:	4b98      	ldr	r3, [pc, #608]	@ (8005f24 <_dtoa_r+0x8d4>)
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cc8:	f7fa fc9e 	bl	8000608 <__aeabi_dmul>
 8005ccc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005cd0:	f7fa ff20 	bl	8000b14 <__aeabi_dcmpge>
 8005cd4:	2800      	cmp	r0, #0
 8005cd6:	f000 8157 	beq.w	8005f88 <_dtoa_r+0x938>
 8005cda:	2400      	movs	r4, #0
 8005cdc:	4625      	mov	r5, r4
 8005cde:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ce0:	43db      	mvns	r3, r3
 8005ce2:	9304      	str	r3, [sp, #16]
 8005ce4:	4656      	mov	r6, sl
 8005ce6:	2700      	movs	r7, #0
 8005ce8:	4621      	mov	r1, r4
 8005cea:	4658      	mov	r0, fp
 8005cec:	f000 fbb4 	bl	8006458 <_Bfree>
 8005cf0:	2d00      	cmp	r5, #0
 8005cf2:	d0dc      	beq.n	8005cae <_dtoa_r+0x65e>
 8005cf4:	b12f      	cbz	r7, 8005d02 <_dtoa_r+0x6b2>
 8005cf6:	42af      	cmp	r7, r5
 8005cf8:	d003      	beq.n	8005d02 <_dtoa_r+0x6b2>
 8005cfa:	4639      	mov	r1, r7
 8005cfc:	4658      	mov	r0, fp
 8005cfe:	f000 fbab 	bl	8006458 <_Bfree>
 8005d02:	4629      	mov	r1, r5
 8005d04:	4658      	mov	r0, fp
 8005d06:	f000 fba7 	bl	8006458 <_Bfree>
 8005d0a:	e7d0      	b.n	8005cae <_dtoa_r+0x65e>
 8005d0c:	9704      	str	r7, [sp, #16]
 8005d0e:	4633      	mov	r3, r6
 8005d10:	461e      	mov	r6, r3
 8005d12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d16:	2a39      	cmp	r2, #57	@ 0x39
 8005d18:	d107      	bne.n	8005d2a <_dtoa_r+0x6da>
 8005d1a:	459a      	cmp	sl, r3
 8005d1c:	d1f8      	bne.n	8005d10 <_dtoa_r+0x6c0>
 8005d1e:	9a04      	ldr	r2, [sp, #16]
 8005d20:	3201      	adds	r2, #1
 8005d22:	9204      	str	r2, [sp, #16]
 8005d24:	2230      	movs	r2, #48	@ 0x30
 8005d26:	f88a 2000 	strb.w	r2, [sl]
 8005d2a:	781a      	ldrb	r2, [r3, #0]
 8005d2c:	3201      	adds	r2, #1
 8005d2e:	701a      	strb	r2, [r3, #0]
 8005d30:	e7bd      	b.n	8005cae <_dtoa_r+0x65e>
 8005d32:	4b7b      	ldr	r3, [pc, #492]	@ (8005f20 <_dtoa_r+0x8d0>)
 8005d34:	2200      	movs	r2, #0
 8005d36:	f7fa fc67 	bl	8000608 <__aeabi_dmul>
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	4604      	mov	r4, r0
 8005d40:	460d      	mov	r5, r1
 8005d42:	f7fa fec9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d46:	2800      	cmp	r0, #0
 8005d48:	f43f aebb 	beq.w	8005ac2 <_dtoa_r+0x472>
 8005d4c:	e6f0      	b.n	8005b30 <_dtoa_r+0x4e0>
 8005d4e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005d50:	2a00      	cmp	r2, #0
 8005d52:	f000 80db 	beq.w	8005f0c <_dtoa_r+0x8bc>
 8005d56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d58:	2a01      	cmp	r2, #1
 8005d5a:	f300 80bf 	bgt.w	8005edc <_dtoa_r+0x88c>
 8005d5e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005d60:	2a00      	cmp	r2, #0
 8005d62:	f000 80b7 	beq.w	8005ed4 <_dtoa_r+0x884>
 8005d66:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005d6a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005d6c:	4646      	mov	r6, r8
 8005d6e:	9a08      	ldr	r2, [sp, #32]
 8005d70:	2101      	movs	r1, #1
 8005d72:	441a      	add	r2, r3
 8005d74:	4658      	mov	r0, fp
 8005d76:	4498      	add	r8, r3
 8005d78:	9208      	str	r2, [sp, #32]
 8005d7a:	f000 fc21 	bl	80065c0 <__i2b>
 8005d7e:	4605      	mov	r5, r0
 8005d80:	b15e      	cbz	r6, 8005d9a <_dtoa_r+0x74a>
 8005d82:	9b08      	ldr	r3, [sp, #32]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	dd08      	ble.n	8005d9a <_dtoa_r+0x74a>
 8005d88:	42b3      	cmp	r3, r6
 8005d8a:	9a08      	ldr	r2, [sp, #32]
 8005d8c:	bfa8      	it	ge
 8005d8e:	4633      	movge	r3, r6
 8005d90:	eba8 0803 	sub.w	r8, r8, r3
 8005d94:	1af6      	subs	r6, r6, r3
 8005d96:	1ad3      	subs	r3, r2, r3
 8005d98:	9308      	str	r3, [sp, #32]
 8005d9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d9c:	b1f3      	cbz	r3, 8005ddc <_dtoa_r+0x78c>
 8005d9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f000 80b7 	beq.w	8005f14 <_dtoa_r+0x8c4>
 8005da6:	b18c      	cbz	r4, 8005dcc <_dtoa_r+0x77c>
 8005da8:	4629      	mov	r1, r5
 8005daa:	4622      	mov	r2, r4
 8005dac:	4658      	mov	r0, fp
 8005dae:	f000 fcc7 	bl	8006740 <__pow5mult>
 8005db2:	464a      	mov	r2, r9
 8005db4:	4601      	mov	r1, r0
 8005db6:	4605      	mov	r5, r0
 8005db8:	4658      	mov	r0, fp
 8005dba:	f000 fc17 	bl	80065ec <__multiply>
 8005dbe:	4649      	mov	r1, r9
 8005dc0:	9004      	str	r0, [sp, #16]
 8005dc2:	4658      	mov	r0, fp
 8005dc4:	f000 fb48 	bl	8006458 <_Bfree>
 8005dc8:	9b04      	ldr	r3, [sp, #16]
 8005dca:	4699      	mov	r9, r3
 8005dcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005dce:	1b1a      	subs	r2, r3, r4
 8005dd0:	d004      	beq.n	8005ddc <_dtoa_r+0x78c>
 8005dd2:	4649      	mov	r1, r9
 8005dd4:	4658      	mov	r0, fp
 8005dd6:	f000 fcb3 	bl	8006740 <__pow5mult>
 8005dda:	4681      	mov	r9, r0
 8005ddc:	2101      	movs	r1, #1
 8005dde:	4658      	mov	r0, fp
 8005de0:	f000 fbee 	bl	80065c0 <__i2b>
 8005de4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005de6:	4604      	mov	r4, r0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	f000 81cf 	beq.w	800618c <_dtoa_r+0xb3c>
 8005dee:	461a      	mov	r2, r3
 8005df0:	4601      	mov	r1, r0
 8005df2:	4658      	mov	r0, fp
 8005df4:	f000 fca4 	bl	8006740 <__pow5mult>
 8005df8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	4604      	mov	r4, r0
 8005dfe:	f300 8095 	bgt.w	8005f2c <_dtoa_r+0x8dc>
 8005e02:	9b02      	ldr	r3, [sp, #8]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f040 8087 	bne.w	8005f18 <_dtoa_r+0x8c8>
 8005e0a:	9b03      	ldr	r3, [sp, #12]
 8005e0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	f040 8089 	bne.w	8005f28 <_dtoa_r+0x8d8>
 8005e16:	9b03      	ldr	r3, [sp, #12]
 8005e18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e1c:	0d1b      	lsrs	r3, r3, #20
 8005e1e:	051b      	lsls	r3, r3, #20
 8005e20:	b12b      	cbz	r3, 8005e2e <_dtoa_r+0x7de>
 8005e22:	9b08      	ldr	r3, [sp, #32]
 8005e24:	3301      	adds	r3, #1
 8005e26:	9308      	str	r3, [sp, #32]
 8005e28:	f108 0801 	add.w	r8, r8, #1
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f000 81b0 	beq.w	8006198 <_dtoa_r+0xb48>
 8005e38:	6923      	ldr	r3, [r4, #16]
 8005e3a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005e3e:	6918      	ldr	r0, [r3, #16]
 8005e40:	f000 fb72 	bl	8006528 <__hi0bits>
 8005e44:	f1c0 0020 	rsb	r0, r0, #32
 8005e48:	9b08      	ldr	r3, [sp, #32]
 8005e4a:	4418      	add	r0, r3
 8005e4c:	f010 001f 	ands.w	r0, r0, #31
 8005e50:	d077      	beq.n	8005f42 <_dtoa_r+0x8f2>
 8005e52:	f1c0 0320 	rsb	r3, r0, #32
 8005e56:	2b04      	cmp	r3, #4
 8005e58:	dd6b      	ble.n	8005f32 <_dtoa_r+0x8e2>
 8005e5a:	9b08      	ldr	r3, [sp, #32]
 8005e5c:	f1c0 001c 	rsb	r0, r0, #28
 8005e60:	4403      	add	r3, r0
 8005e62:	4480      	add	r8, r0
 8005e64:	4406      	add	r6, r0
 8005e66:	9308      	str	r3, [sp, #32]
 8005e68:	f1b8 0f00 	cmp.w	r8, #0
 8005e6c:	dd05      	ble.n	8005e7a <_dtoa_r+0x82a>
 8005e6e:	4649      	mov	r1, r9
 8005e70:	4642      	mov	r2, r8
 8005e72:	4658      	mov	r0, fp
 8005e74:	f000 fcbe 	bl	80067f4 <__lshift>
 8005e78:	4681      	mov	r9, r0
 8005e7a:	9b08      	ldr	r3, [sp, #32]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	dd05      	ble.n	8005e8c <_dtoa_r+0x83c>
 8005e80:	4621      	mov	r1, r4
 8005e82:	461a      	mov	r2, r3
 8005e84:	4658      	mov	r0, fp
 8005e86:	f000 fcb5 	bl	80067f4 <__lshift>
 8005e8a:	4604      	mov	r4, r0
 8005e8c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d059      	beq.n	8005f46 <_dtoa_r+0x8f6>
 8005e92:	4621      	mov	r1, r4
 8005e94:	4648      	mov	r0, r9
 8005e96:	f000 fd19 	bl	80068cc <__mcmp>
 8005e9a:	2800      	cmp	r0, #0
 8005e9c:	da53      	bge.n	8005f46 <_dtoa_r+0x8f6>
 8005e9e:	1e7b      	subs	r3, r7, #1
 8005ea0:	9304      	str	r3, [sp, #16]
 8005ea2:	4649      	mov	r1, r9
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	220a      	movs	r2, #10
 8005ea8:	4658      	mov	r0, fp
 8005eaa:	f000 faf7 	bl	800649c <__multadd>
 8005eae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005eb0:	4681      	mov	r9, r0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	f000 8172 	beq.w	800619c <_dtoa_r+0xb4c>
 8005eb8:	2300      	movs	r3, #0
 8005eba:	4629      	mov	r1, r5
 8005ebc:	220a      	movs	r2, #10
 8005ebe:	4658      	mov	r0, fp
 8005ec0:	f000 faec 	bl	800649c <__multadd>
 8005ec4:	9b00      	ldr	r3, [sp, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	4605      	mov	r5, r0
 8005eca:	dc67      	bgt.n	8005f9c <_dtoa_r+0x94c>
 8005ecc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ece:	2b02      	cmp	r3, #2
 8005ed0:	dc41      	bgt.n	8005f56 <_dtoa_r+0x906>
 8005ed2:	e063      	b.n	8005f9c <_dtoa_r+0x94c>
 8005ed4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005ed6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005eda:	e746      	b.n	8005d6a <_dtoa_r+0x71a>
 8005edc:	9b07      	ldr	r3, [sp, #28]
 8005ede:	1e5c      	subs	r4, r3, #1
 8005ee0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ee2:	42a3      	cmp	r3, r4
 8005ee4:	bfbf      	itttt	lt
 8005ee6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005ee8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005eea:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005eec:	1ae3      	sublt	r3, r4, r3
 8005eee:	bfb4      	ite	lt
 8005ef0:	18d2      	addlt	r2, r2, r3
 8005ef2:	1b1c      	subge	r4, r3, r4
 8005ef4:	9b07      	ldr	r3, [sp, #28]
 8005ef6:	bfbc      	itt	lt
 8005ef8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005efa:	2400      	movlt	r4, #0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	bfb5      	itete	lt
 8005f00:	eba8 0603 	sublt.w	r6, r8, r3
 8005f04:	9b07      	ldrge	r3, [sp, #28]
 8005f06:	2300      	movlt	r3, #0
 8005f08:	4646      	movge	r6, r8
 8005f0a:	e730      	b.n	8005d6e <_dtoa_r+0x71e>
 8005f0c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f0e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005f10:	4646      	mov	r6, r8
 8005f12:	e735      	b.n	8005d80 <_dtoa_r+0x730>
 8005f14:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f16:	e75c      	b.n	8005dd2 <_dtoa_r+0x782>
 8005f18:	2300      	movs	r3, #0
 8005f1a:	e788      	b.n	8005e2e <_dtoa_r+0x7de>
 8005f1c:	3fe00000 	.word	0x3fe00000
 8005f20:	40240000 	.word	0x40240000
 8005f24:	40140000 	.word	0x40140000
 8005f28:	9b02      	ldr	r3, [sp, #8]
 8005f2a:	e780      	b.n	8005e2e <_dtoa_r+0x7de>
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f30:	e782      	b.n	8005e38 <_dtoa_r+0x7e8>
 8005f32:	d099      	beq.n	8005e68 <_dtoa_r+0x818>
 8005f34:	9a08      	ldr	r2, [sp, #32]
 8005f36:	331c      	adds	r3, #28
 8005f38:	441a      	add	r2, r3
 8005f3a:	4498      	add	r8, r3
 8005f3c:	441e      	add	r6, r3
 8005f3e:	9208      	str	r2, [sp, #32]
 8005f40:	e792      	b.n	8005e68 <_dtoa_r+0x818>
 8005f42:	4603      	mov	r3, r0
 8005f44:	e7f6      	b.n	8005f34 <_dtoa_r+0x8e4>
 8005f46:	9b07      	ldr	r3, [sp, #28]
 8005f48:	9704      	str	r7, [sp, #16]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	dc20      	bgt.n	8005f90 <_dtoa_r+0x940>
 8005f4e:	9300      	str	r3, [sp, #0]
 8005f50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	dd1e      	ble.n	8005f94 <_dtoa_r+0x944>
 8005f56:	9b00      	ldr	r3, [sp, #0]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	f47f aec0 	bne.w	8005cde <_dtoa_r+0x68e>
 8005f5e:	4621      	mov	r1, r4
 8005f60:	2205      	movs	r2, #5
 8005f62:	4658      	mov	r0, fp
 8005f64:	f000 fa9a 	bl	800649c <__multadd>
 8005f68:	4601      	mov	r1, r0
 8005f6a:	4604      	mov	r4, r0
 8005f6c:	4648      	mov	r0, r9
 8005f6e:	f000 fcad 	bl	80068cc <__mcmp>
 8005f72:	2800      	cmp	r0, #0
 8005f74:	f77f aeb3 	ble.w	8005cde <_dtoa_r+0x68e>
 8005f78:	4656      	mov	r6, sl
 8005f7a:	2331      	movs	r3, #49	@ 0x31
 8005f7c:	f806 3b01 	strb.w	r3, [r6], #1
 8005f80:	9b04      	ldr	r3, [sp, #16]
 8005f82:	3301      	adds	r3, #1
 8005f84:	9304      	str	r3, [sp, #16]
 8005f86:	e6ae      	b.n	8005ce6 <_dtoa_r+0x696>
 8005f88:	9c07      	ldr	r4, [sp, #28]
 8005f8a:	9704      	str	r7, [sp, #16]
 8005f8c:	4625      	mov	r5, r4
 8005f8e:	e7f3      	b.n	8005f78 <_dtoa_r+0x928>
 8005f90:	9b07      	ldr	r3, [sp, #28]
 8005f92:	9300      	str	r3, [sp, #0]
 8005f94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	f000 8104 	beq.w	80061a4 <_dtoa_r+0xb54>
 8005f9c:	2e00      	cmp	r6, #0
 8005f9e:	dd05      	ble.n	8005fac <_dtoa_r+0x95c>
 8005fa0:	4629      	mov	r1, r5
 8005fa2:	4632      	mov	r2, r6
 8005fa4:	4658      	mov	r0, fp
 8005fa6:	f000 fc25 	bl	80067f4 <__lshift>
 8005faa:	4605      	mov	r5, r0
 8005fac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d05a      	beq.n	8006068 <_dtoa_r+0xa18>
 8005fb2:	6869      	ldr	r1, [r5, #4]
 8005fb4:	4658      	mov	r0, fp
 8005fb6:	f000 fa0f 	bl	80063d8 <_Balloc>
 8005fba:	4606      	mov	r6, r0
 8005fbc:	b928      	cbnz	r0, 8005fca <_dtoa_r+0x97a>
 8005fbe:	4b84      	ldr	r3, [pc, #528]	@ (80061d0 <_dtoa_r+0xb80>)
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005fc6:	f7ff bb5a 	b.w	800567e <_dtoa_r+0x2e>
 8005fca:	692a      	ldr	r2, [r5, #16]
 8005fcc:	3202      	adds	r2, #2
 8005fce:	0092      	lsls	r2, r2, #2
 8005fd0:	f105 010c 	add.w	r1, r5, #12
 8005fd4:	300c      	adds	r0, #12
 8005fd6:	f000 ffaf 	bl	8006f38 <memcpy>
 8005fda:	2201      	movs	r2, #1
 8005fdc:	4631      	mov	r1, r6
 8005fde:	4658      	mov	r0, fp
 8005fe0:	f000 fc08 	bl	80067f4 <__lshift>
 8005fe4:	f10a 0301 	add.w	r3, sl, #1
 8005fe8:	9307      	str	r3, [sp, #28]
 8005fea:	9b00      	ldr	r3, [sp, #0]
 8005fec:	4453      	add	r3, sl
 8005fee:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ff0:	9b02      	ldr	r3, [sp, #8]
 8005ff2:	f003 0301 	and.w	r3, r3, #1
 8005ff6:	462f      	mov	r7, r5
 8005ff8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ffa:	4605      	mov	r5, r0
 8005ffc:	9b07      	ldr	r3, [sp, #28]
 8005ffe:	4621      	mov	r1, r4
 8006000:	3b01      	subs	r3, #1
 8006002:	4648      	mov	r0, r9
 8006004:	9300      	str	r3, [sp, #0]
 8006006:	f7ff fa9a 	bl	800553e <quorem>
 800600a:	4639      	mov	r1, r7
 800600c:	9002      	str	r0, [sp, #8]
 800600e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006012:	4648      	mov	r0, r9
 8006014:	f000 fc5a 	bl	80068cc <__mcmp>
 8006018:	462a      	mov	r2, r5
 800601a:	9008      	str	r0, [sp, #32]
 800601c:	4621      	mov	r1, r4
 800601e:	4658      	mov	r0, fp
 8006020:	f000 fc70 	bl	8006904 <__mdiff>
 8006024:	68c2      	ldr	r2, [r0, #12]
 8006026:	4606      	mov	r6, r0
 8006028:	bb02      	cbnz	r2, 800606c <_dtoa_r+0xa1c>
 800602a:	4601      	mov	r1, r0
 800602c:	4648      	mov	r0, r9
 800602e:	f000 fc4d 	bl	80068cc <__mcmp>
 8006032:	4602      	mov	r2, r0
 8006034:	4631      	mov	r1, r6
 8006036:	4658      	mov	r0, fp
 8006038:	920e      	str	r2, [sp, #56]	@ 0x38
 800603a:	f000 fa0d 	bl	8006458 <_Bfree>
 800603e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006040:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006042:	9e07      	ldr	r6, [sp, #28]
 8006044:	ea43 0102 	orr.w	r1, r3, r2
 8006048:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800604a:	4319      	orrs	r1, r3
 800604c:	d110      	bne.n	8006070 <_dtoa_r+0xa20>
 800604e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006052:	d029      	beq.n	80060a8 <_dtoa_r+0xa58>
 8006054:	9b08      	ldr	r3, [sp, #32]
 8006056:	2b00      	cmp	r3, #0
 8006058:	dd02      	ble.n	8006060 <_dtoa_r+0xa10>
 800605a:	9b02      	ldr	r3, [sp, #8]
 800605c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006060:	9b00      	ldr	r3, [sp, #0]
 8006062:	f883 8000 	strb.w	r8, [r3]
 8006066:	e63f      	b.n	8005ce8 <_dtoa_r+0x698>
 8006068:	4628      	mov	r0, r5
 800606a:	e7bb      	b.n	8005fe4 <_dtoa_r+0x994>
 800606c:	2201      	movs	r2, #1
 800606e:	e7e1      	b.n	8006034 <_dtoa_r+0x9e4>
 8006070:	9b08      	ldr	r3, [sp, #32]
 8006072:	2b00      	cmp	r3, #0
 8006074:	db04      	blt.n	8006080 <_dtoa_r+0xa30>
 8006076:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006078:	430b      	orrs	r3, r1
 800607a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800607c:	430b      	orrs	r3, r1
 800607e:	d120      	bne.n	80060c2 <_dtoa_r+0xa72>
 8006080:	2a00      	cmp	r2, #0
 8006082:	dded      	ble.n	8006060 <_dtoa_r+0xa10>
 8006084:	4649      	mov	r1, r9
 8006086:	2201      	movs	r2, #1
 8006088:	4658      	mov	r0, fp
 800608a:	f000 fbb3 	bl	80067f4 <__lshift>
 800608e:	4621      	mov	r1, r4
 8006090:	4681      	mov	r9, r0
 8006092:	f000 fc1b 	bl	80068cc <__mcmp>
 8006096:	2800      	cmp	r0, #0
 8006098:	dc03      	bgt.n	80060a2 <_dtoa_r+0xa52>
 800609a:	d1e1      	bne.n	8006060 <_dtoa_r+0xa10>
 800609c:	f018 0f01 	tst.w	r8, #1
 80060a0:	d0de      	beq.n	8006060 <_dtoa_r+0xa10>
 80060a2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80060a6:	d1d8      	bne.n	800605a <_dtoa_r+0xa0a>
 80060a8:	9a00      	ldr	r2, [sp, #0]
 80060aa:	2339      	movs	r3, #57	@ 0x39
 80060ac:	7013      	strb	r3, [r2, #0]
 80060ae:	4633      	mov	r3, r6
 80060b0:	461e      	mov	r6, r3
 80060b2:	3b01      	subs	r3, #1
 80060b4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80060b8:	2a39      	cmp	r2, #57	@ 0x39
 80060ba:	d052      	beq.n	8006162 <_dtoa_r+0xb12>
 80060bc:	3201      	adds	r2, #1
 80060be:	701a      	strb	r2, [r3, #0]
 80060c0:	e612      	b.n	8005ce8 <_dtoa_r+0x698>
 80060c2:	2a00      	cmp	r2, #0
 80060c4:	dd07      	ble.n	80060d6 <_dtoa_r+0xa86>
 80060c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80060ca:	d0ed      	beq.n	80060a8 <_dtoa_r+0xa58>
 80060cc:	9a00      	ldr	r2, [sp, #0]
 80060ce:	f108 0301 	add.w	r3, r8, #1
 80060d2:	7013      	strb	r3, [r2, #0]
 80060d4:	e608      	b.n	8005ce8 <_dtoa_r+0x698>
 80060d6:	9b07      	ldr	r3, [sp, #28]
 80060d8:	9a07      	ldr	r2, [sp, #28]
 80060da:	f803 8c01 	strb.w	r8, [r3, #-1]
 80060de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d028      	beq.n	8006136 <_dtoa_r+0xae6>
 80060e4:	4649      	mov	r1, r9
 80060e6:	2300      	movs	r3, #0
 80060e8:	220a      	movs	r2, #10
 80060ea:	4658      	mov	r0, fp
 80060ec:	f000 f9d6 	bl	800649c <__multadd>
 80060f0:	42af      	cmp	r7, r5
 80060f2:	4681      	mov	r9, r0
 80060f4:	f04f 0300 	mov.w	r3, #0
 80060f8:	f04f 020a 	mov.w	r2, #10
 80060fc:	4639      	mov	r1, r7
 80060fe:	4658      	mov	r0, fp
 8006100:	d107      	bne.n	8006112 <_dtoa_r+0xac2>
 8006102:	f000 f9cb 	bl	800649c <__multadd>
 8006106:	4607      	mov	r7, r0
 8006108:	4605      	mov	r5, r0
 800610a:	9b07      	ldr	r3, [sp, #28]
 800610c:	3301      	adds	r3, #1
 800610e:	9307      	str	r3, [sp, #28]
 8006110:	e774      	b.n	8005ffc <_dtoa_r+0x9ac>
 8006112:	f000 f9c3 	bl	800649c <__multadd>
 8006116:	4629      	mov	r1, r5
 8006118:	4607      	mov	r7, r0
 800611a:	2300      	movs	r3, #0
 800611c:	220a      	movs	r2, #10
 800611e:	4658      	mov	r0, fp
 8006120:	f000 f9bc 	bl	800649c <__multadd>
 8006124:	4605      	mov	r5, r0
 8006126:	e7f0      	b.n	800610a <_dtoa_r+0xaba>
 8006128:	9b00      	ldr	r3, [sp, #0]
 800612a:	2b00      	cmp	r3, #0
 800612c:	bfcc      	ite	gt
 800612e:	461e      	movgt	r6, r3
 8006130:	2601      	movle	r6, #1
 8006132:	4456      	add	r6, sl
 8006134:	2700      	movs	r7, #0
 8006136:	4649      	mov	r1, r9
 8006138:	2201      	movs	r2, #1
 800613a:	4658      	mov	r0, fp
 800613c:	f000 fb5a 	bl	80067f4 <__lshift>
 8006140:	4621      	mov	r1, r4
 8006142:	4681      	mov	r9, r0
 8006144:	f000 fbc2 	bl	80068cc <__mcmp>
 8006148:	2800      	cmp	r0, #0
 800614a:	dcb0      	bgt.n	80060ae <_dtoa_r+0xa5e>
 800614c:	d102      	bne.n	8006154 <_dtoa_r+0xb04>
 800614e:	f018 0f01 	tst.w	r8, #1
 8006152:	d1ac      	bne.n	80060ae <_dtoa_r+0xa5e>
 8006154:	4633      	mov	r3, r6
 8006156:	461e      	mov	r6, r3
 8006158:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800615c:	2a30      	cmp	r2, #48	@ 0x30
 800615e:	d0fa      	beq.n	8006156 <_dtoa_r+0xb06>
 8006160:	e5c2      	b.n	8005ce8 <_dtoa_r+0x698>
 8006162:	459a      	cmp	sl, r3
 8006164:	d1a4      	bne.n	80060b0 <_dtoa_r+0xa60>
 8006166:	9b04      	ldr	r3, [sp, #16]
 8006168:	3301      	adds	r3, #1
 800616a:	9304      	str	r3, [sp, #16]
 800616c:	2331      	movs	r3, #49	@ 0x31
 800616e:	f88a 3000 	strb.w	r3, [sl]
 8006172:	e5b9      	b.n	8005ce8 <_dtoa_r+0x698>
 8006174:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006176:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80061d4 <_dtoa_r+0xb84>
 800617a:	b11b      	cbz	r3, 8006184 <_dtoa_r+0xb34>
 800617c:	f10a 0308 	add.w	r3, sl, #8
 8006180:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006182:	6013      	str	r3, [r2, #0]
 8006184:	4650      	mov	r0, sl
 8006186:	b019      	add	sp, #100	@ 0x64
 8006188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800618c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800618e:	2b01      	cmp	r3, #1
 8006190:	f77f ae37 	ble.w	8005e02 <_dtoa_r+0x7b2>
 8006194:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006196:	930a      	str	r3, [sp, #40]	@ 0x28
 8006198:	2001      	movs	r0, #1
 800619a:	e655      	b.n	8005e48 <_dtoa_r+0x7f8>
 800619c:	9b00      	ldr	r3, [sp, #0]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	f77f aed6 	ble.w	8005f50 <_dtoa_r+0x900>
 80061a4:	4656      	mov	r6, sl
 80061a6:	4621      	mov	r1, r4
 80061a8:	4648      	mov	r0, r9
 80061aa:	f7ff f9c8 	bl	800553e <quorem>
 80061ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80061b2:	f806 8b01 	strb.w	r8, [r6], #1
 80061b6:	9b00      	ldr	r3, [sp, #0]
 80061b8:	eba6 020a 	sub.w	r2, r6, sl
 80061bc:	4293      	cmp	r3, r2
 80061be:	ddb3      	ble.n	8006128 <_dtoa_r+0xad8>
 80061c0:	4649      	mov	r1, r9
 80061c2:	2300      	movs	r3, #0
 80061c4:	220a      	movs	r2, #10
 80061c6:	4658      	mov	r0, fp
 80061c8:	f000 f968 	bl	800649c <__multadd>
 80061cc:	4681      	mov	r9, r0
 80061ce:	e7ea      	b.n	80061a6 <_dtoa_r+0xb56>
 80061d0:	08009411 	.word	0x08009411
 80061d4:	08009395 	.word	0x08009395

080061d8 <_free_r>:
 80061d8:	b538      	push	{r3, r4, r5, lr}
 80061da:	4605      	mov	r5, r0
 80061dc:	2900      	cmp	r1, #0
 80061de:	d041      	beq.n	8006264 <_free_r+0x8c>
 80061e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061e4:	1f0c      	subs	r4, r1, #4
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	bfb8      	it	lt
 80061ea:	18e4      	addlt	r4, r4, r3
 80061ec:	f000 f8e8 	bl	80063c0 <__malloc_lock>
 80061f0:	4a1d      	ldr	r2, [pc, #116]	@ (8006268 <_free_r+0x90>)
 80061f2:	6813      	ldr	r3, [r2, #0]
 80061f4:	b933      	cbnz	r3, 8006204 <_free_r+0x2c>
 80061f6:	6063      	str	r3, [r4, #4]
 80061f8:	6014      	str	r4, [r2, #0]
 80061fa:	4628      	mov	r0, r5
 80061fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006200:	f000 b8e4 	b.w	80063cc <__malloc_unlock>
 8006204:	42a3      	cmp	r3, r4
 8006206:	d908      	bls.n	800621a <_free_r+0x42>
 8006208:	6820      	ldr	r0, [r4, #0]
 800620a:	1821      	adds	r1, r4, r0
 800620c:	428b      	cmp	r3, r1
 800620e:	bf01      	itttt	eq
 8006210:	6819      	ldreq	r1, [r3, #0]
 8006212:	685b      	ldreq	r3, [r3, #4]
 8006214:	1809      	addeq	r1, r1, r0
 8006216:	6021      	streq	r1, [r4, #0]
 8006218:	e7ed      	b.n	80061f6 <_free_r+0x1e>
 800621a:	461a      	mov	r2, r3
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	b10b      	cbz	r3, 8006224 <_free_r+0x4c>
 8006220:	42a3      	cmp	r3, r4
 8006222:	d9fa      	bls.n	800621a <_free_r+0x42>
 8006224:	6811      	ldr	r1, [r2, #0]
 8006226:	1850      	adds	r0, r2, r1
 8006228:	42a0      	cmp	r0, r4
 800622a:	d10b      	bne.n	8006244 <_free_r+0x6c>
 800622c:	6820      	ldr	r0, [r4, #0]
 800622e:	4401      	add	r1, r0
 8006230:	1850      	adds	r0, r2, r1
 8006232:	4283      	cmp	r3, r0
 8006234:	6011      	str	r1, [r2, #0]
 8006236:	d1e0      	bne.n	80061fa <_free_r+0x22>
 8006238:	6818      	ldr	r0, [r3, #0]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	6053      	str	r3, [r2, #4]
 800623e:	4408      	add	r0, r1
 8006240:	6010      	str	r0, [r2, #0]
 8006242:	e7da      	b.n	80061fa <_free_r+0x22>
 8006244:	d902      	bls.n	800624c <_free_r+0x74>
 8006246:	230c      	movs	r3, #12
 8006248:	602b      	str	r3, [r5, #0]
 800624a:	e7d6      	b.n	80061fa <_free_r+0x22>
 800624c:	6820      	ldr	r0, [r4, #0]
 800624e:	1821      	adds	r1, r4, r0
 8006250:	428b      	cmp	r3, r1
 8006252:	bf04      	itt	eq
 8006254:	6819      	ldreq	r1, [r3, #0]
 8006256:	685b      	ldreq	r3, [r3, #4]
 8006258:	6063      	str	r3, [r4, #4]
 800625a:	bf04      	itt	eq
 800625c:	1809      	addeq	r1, r1, r0
 800625e:	6021      	streq	r1, [r4, #0]
 8006260:	6054      	str	r4, [r2, #4]
 8006262:	e7ca      	b.n	80061fa <_free_r+0x22>
 8006264:	bd38      	pop	{r3, r4, r5, pc}
 8006266:	bf00      	nop
 8006268:	20000904 	.word	0x20000904

0800626c <malloc>:
 800626c:	4b02      	ldr	r3, [pc, #8]	@ (8006278 <malloc+0xc>)
 800626e:	4601      	mov	r1, r0
 8006270:	6818      	ldr	r0, [r3, #0]
 8006272:	f000 b825 	b.w	80062c0 <_malloc_r>
 8006276:	bf00      	nop
 8006278:	20000028 	.word	0x20000028

0800627c <sbrk_aligned>:
 800627c:	b570      	push	{r4, r5, r6, lr}
 800627e:	4e0f      	ldr	r6, [pc, #60]	@ (80062bc <sbrk_aligned+0x40>)
 8006280:	460c      	mov	r4, r1
 8006282:	6831      	ldr	r1, [r6, #0]
 8006284:	4605      	mov	r5, r0
 8006286:	b911      	cbnz	r1, 800628e <sbrk_aligned+0x12>
 8006288:	f000 fe46 	bl	8006f18 <_sbrk_r>
 800628c:	6030      	str	r0, [r6, #0]
 800628e:	4621      	mov	r1, r4
 8006290:	4628      	mov	r0, r5
 8006292:	f000 fe41 	bl	8006f18 <_sbrk_r>
 8006296:	1c43      	adds	r3, r0, #1
 8006298:	d103      	bne.n	80062a2 <sbrk_aligned+0x26>
 800629a:	f04f 34ff 	mov.w	r4, #4294967295
 800629e:	4620      	mov	r0, r4
 80062a0:	bd70      	pop	{r4, r5, r6, pc}
 80062a2:	1cc4      	adds	r4, r0, #3
 80062a4:	f024 0403 	bic.w	r4, r4, #3
 80062a8:	42a0      	cmp	r0, r4
 80062aa:	d0f8      	beq.n	800629e <sbrk_aligned+0x22>
 80062ac:	1a21      	subs	r1, r4, r0
 80062ae:	4628      	mov	r0, r5
 80062b0:	f000 fe32 	bl	8006f18 <_sbrk_r>
 80062b4:	3001      	adds	r0, #1
 80062b6:	d1f2      	bne.n	800629e <sbrk_aligned+0x22>
 80062b8:	e7ef      	b.n	800629a <sbrk_aligned+0x1e>
 80062ba:	bf00      	nop
 80062bc:	20000900 	.word	0x20000900

080062c0 <_malloc_r>:
 80062c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062c4:	1ccd      	adds	r5, r1, #3
 80062c6:	f025 0503 	bic.w	r5, r5, #3
 80062ca:	3508      	adds	r5, #8
 80062cc:	2d0c      	cmp	r5, #12
 80062ce:	bf38      	it	cc
 80062d0:	250c      	movcc	r5, #12
 80062d2:	2d00      	cmp	r5, #0
 80062d4:	4606      	mov	r6, r0
 80062d6:	db01      	blt.n	80062dc <_malloc_r+0x1c>
 80062d8:	42a9      	cmp	r1, r5
 80062da:	d904      	bls.n	80062e6 <_malloc_r+0x26>
 80062dc:	230c      	movs	r3, #12
 80062de:	6033      	str	r3, [r6, #0]
 80062e0:	2000      	movs	r0, #0
 80062e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80063bc <_malloc_r+0xfc>
 80062ea:	f000 f869 	bl	80063c0 <__malloc_lock>
 80062ee:	f8d8 3000 	ldr.w	r3, [r8]
 80062f2:	461c      	mov	r4, r3
 80062f4:	bb44      	cbnz	r4, 8006348 <_malloc_r+0x88>
 80062f6:	4629      	mov	r1, r5
 80062f8:	4630      	mov	r0, r6
 80062fa:	f7ff ffbf 	bl	800627c <sbrk_aligned>
 80062fe:	1c43      	adds	r3, r0, #1
 8006300:	4604      	mov	r4, r0
 8006302:	d158      	bne.n	80063b6 <_malloc_r+0xf6>
 8006304:	f8d8 4000 	ldr.w	r4, [r8]
 8006308:	4627      	mov	r7, r4
 800630a:	2f00      	cmp	r7, #0
 800630c:	d143      	bne.n	8006396 <_malloc_r+0xd6>
 800630e:	2c00      	cmp	r4, #0
 8006310:	d04b      	beq.n	80063aa <_malloc_r+0xea>
 8006312:	6823      	ldr	r3, [r4, #0]
 8006314:	4639      	mov	r1, r7
 8006316:	4630      	mov	r0, r6
 8006318:	eb04 0903 	add.w	r9, r4, r3
 800631c:	f000 fdfc 	bl	8006f18 <_sbrk_r>
 8006320:	4581      	cmp	r9, r0
 8006322:	d142      	bne.n	80063aa <_malloc_r+0xea>
 8006324:	6821      	ldr	r1, [r4, #0]
 8006326:	1a6d      	subs	r5, r5, r1
 8006328:	4629      	mov	r1, r5
 800632a:	4630      	mov	r0, r6
 800632c:	f7ff ffa6 	bl	800627c <sbrk_aligned>
 8006330:	3001      	adds	r0, #1
 8006332:	d03a      	beq.n	80063aa <_malloc_r+0xea>
 8006334:	6823      	ldr	r3, [r4, #0]
 8006336:	442b      	add	r3, r5
 8006338:	6023      	str	r3, [r4, #0]
 800633a:	f8d8 3000 	ldr.w	r3, [r8]
 800633e:	685a      	ldr	r2, [r3, #4]
 8006340:	bb62      	cbnz	r2, 800639c <_malloc_r+0xdc>
 8006342:	f8c8 7000 	str.w	r7, [r8]
 8006346:	e00f      	b.n	8006368 <_malloc_r+0xa8>
 8006348:	6822      	ldr	r2, [r4, #0]
 800634a:	1b52      	subs	r2, r2, r5
 800634c:	d420      	bmi.n	8006390 <_malloc_r+0xd0>
 800634e:	2a0b      	cmp	r2, #11
 8006350:	d917      	bls.n	8006382 <_malloc_r+0xc2>
 8006352:	1961      	adds	r1, r4, r5
 8006354:	42a3      	cmp	r3, r4
 8006356:	6025      	str	r5, [r4, #0]
 8006358:	bf18      	it	ne
 800635a:	6059      	strne	r1, [r3, #4]
 800635c:	6863      	ldr	r3, [r4, #4]
 800635e:	bf08      	it	eq
 8006360:	f8c8 1000 	streq.w	r1, [r8]
 8006364:	5162      	str	r2, [r4, r5]
 8006366:	604b      	str	r3, [r1, #4]
 8006368:	4630      	mov	r0, r6
 800636a:	f000 f82f 	bl	80063cc <__malloc_unlock>
 800636e:	f104 000b 	add.w	r0, r4, #11
 8006372:	1d23      	adds	r3, r4, #4
 8006374:	f020 0007 	bic.w	r0, r0, #7
 8006378:	1ac2      	subs	r2, r0, r3
 800637a:	bf1c      	itt	ne
 800637c:	1a1b      	subne	r3, r3, r0
 800637e:	50a3      	strne	r3, [r4, r2]
 8006380:	e7af      	b.n	80062e2 <_malloc_r+0x22>
 8006382:	6862      	ldr	r2, [r4, #4]
 8006384:	42a3      	cmp	r3, r4
 8006386:	bf0c      	ite	eq
 8006388:	f8c8 2000 	streq.w	r2, [r8]
 800638c:	605a      	strne	r2, [r3, #4]
 800638e:	e7eb      	b.n	8006368 <_malloc_r+0xa8>
 8006390:	4623      	mov	r3, r4
 8006392:	6864      	ldr	r4, [r4, #4]
 8006394:	e7ae      	b.n	80062f4 <_malloc_r+0x34>
 8006396:	463c      	mov	r4, r7
 8006398:	687f      	ldr	r7, [r7, #4]
 800639a:	e7b6      	b.n	800630a <_malloc_r+0x4a>
 800639c:	461a      	mov	r2, r3
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	42a3      	cmp	r3, r4
 80063a2:	d1fb      	bne.n	800639c <_malloc_r+0xdc>
 80063a4:	2300      	movs	r3, #0
 80063a6:	6053      	str	r3, [r2, #4]
 80063a8:	e7de      	b.n	8006368 <_malloc_r+0xa8>
 80063aa:	230c      	movs	r3, #12
 80063ac:	6033      	str	r3, [r6, #0]
 80063ae:	4630      	mov	r0, r6
 80063b0:	f000 f80c 	bl	80063cc <__malloc_unlock>
 80063b4:	e794      	b.n	80062e0 <_malloc_r+0x20>
 80063b6:	6005      	str	r5, [r0, #0]
 80063b8:	e7d6      	b.n	8006368 <_malloc_r+0xa8>
 80063ba:	bf00      	nop
 80063bc:	20000904 	.word	0x20000904

080063c0 <__malloc_lock>:
 80063c0:	4801      	ldr	r0, [pc, #4]	@ (80063c8 <__malloc_lock+0x8>)
 80063c2:	f7ff b8ba 	b.w	800553a <__retarget_lock_acquire_recursive>
 80063c6:	bf00      	nop
 80063c8:	200008fc 	.word	0x200008fc

080063cc <__malloc_unlock>:
 80063cc:	4801      	ldr	r0, [pc, #4]	@ (80063d4 <__malloc_unlock+0x8>)
 80063ce:	f7ff b8b5 	b.w	800553c <__retarget_lock_release_recursive>
 80063d2:	bf00      	nop
 80063d4:	200008fc 	.word	0x200008fc

080063d8 <_Balloc>:
 80063d8:	b570      	push	{r4, r5, r6, lr}
 80063da:	69c6      	ldr	r6, [r0, #28]
 80063dc:	4604      	mov	r4, r0
 80063de:	460d      	mov	r5, r1
 80063e0:	b976      	cbnz	r6, 8006400 <_Balloc+0x28>
 80063e2:	2010      	movs	r0, #16
 80063e4:	f7ff ff42 	bl	800626c <malloc>
 80063e8:	4602      	mov	r2, r0
 80063ea:	61e0      	str	r0, [r4, #28]
 80063ec:	b920      	cbnz	r0, 80063f8 <_Balloc+0x20>
 80063ee:	4b18      	ldr	r3, [pc, #96]	@ (8006450 <_Balloc+0x78>)
 80063f0:	4818      	ldr	r0, [pc, #96]	@ (8006454 <_Balloc+0x7c>)
 80063f2:	216b      	movs	r1, #107	@ 0x6b
 80063f4:	f000 fdae 	bl	8006f54 <__assert_func>
 80063f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063fc:	6006      	str	r6, [r0, #0]
 80063fe:	60c6      	str	r6, [r0, #12]
 8006400:	69e6      	ldr	r6, [r4, #28]
 8006402:	68f3      	ldr	r3, [r6, #12]
 8006404:	b183      	cbz	r3, 8006428 <_Balloc+0x50>
 8006406:	69e3      	ldr	r3, [r4, #28]
 8006408:	68db      	ldr	r3, [r3, #12]
 800640a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800640e:	b9b8      	cbnz	r0, 8006440 <_Balloc+0x68>
 8006410:	2101      	movs	r1, #1
 8006412:	fa01 f605 	lsl.w	r6, r1, r5
 8006416:	1d72      	adds	r2, r6, #5
 8006418:	0092      	lsls	r2, r2, #2
 800641a:	4620      	mov	r0, r4
 800641c:	f000 fdb8 	bl	8006f90 <_calloc_r>
 8006420:	b160      	cbz	r0, 800643c <_Balloc+0x64>
 8006422:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006426:	e00e      	b.n	8006446 <_Balloc+0x6e>
 8006428:	2221      	movs	r2, #33	@ 0x21
 800642a:	2104      	movs	r1, #4
 800642c:	4620      	mov	r0, r4
 800642e:	f000 fdaf 	bl	8006f90 <_calloc_r>
 8006432:	69e3      	ldr	r3, [r4, #28]
 8006434:	60f0      	str	r0, [r6, #12]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1e4      	bne.n	8006406 <_Balloc+0x2e>
 800643c:	2000      	movs	r0, #0
 800643e:	bd70      	pop	{r4, r5, r6, pc}
 8006440:	6802      	ldr	r2, [r0, #0]
 8006442:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006446:	2300      	movs	r3, #0
 8006448:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800644c:	e7f7      	b.n	800643e <_Balloc+0x66>
 800644e:	bf00      	nop
 8006450:	080093a2 	.word	0x080093a2
 8006454:	08009422 	.word	0x08009422

08006458 <_Bfree>:
 8006458:	b570      	push	{r4, r5, r6, lr}
 800645a:	69c6      	ldr	r6, [r0, #28]
 800645c:	4605      	mov	r5, r0
 800645e:	460c      	mov	r4, r1
 8006460:	b976      	cbnz	r6, 8006480 <_Bfree+0x28>
 8006462:	2010      	movs	r0, #16
 8006464:	f7ff ff02 	bl	800626c <malloc>
 8006468:	4602      	mov	r2, r0
 800646a:	61e8      	str	r0, [r5, #28]
 800646c:	b920      	cbnz	r0, 8006478 <_Bfree+0x20>
 800646e:	4b09      	ldr	r3, [pc, #36]	@ (8006494 <_Bfree+0x3c>)
 8006470:	4809      	ldr	r0, [pc, #36]	@ (8006498 <_Bfree+0x40>)
 8006472:	218f      	movs	r1, #143	@ 0x8f
 8006474:	f000 fd6e 	bl	8006f54 <__assert_func>
 8006478:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800647c:	6006      	str	r6, [r0, #0]
 800647e:	60c6      	str	r6, [r0, #12]
 8006480:	b13c      	cbz	r4, 8006492 <_Bfree+0x3a>
 8006482:	69eb      	ldr	r3, [r5, #28]
 8006484:	6862      	ldr	r2, [r4, #4]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800648c:	6021      	str	r1, [r4, #0]
 800648e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006492:	bd70      	pop	{r4, r5, r6, pc}
 8006494:	080093a2 	.word	0x080093a2
 8006498:	08009422 	.word	0x08009422

0800649c <__multadd>:
 800649c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064a0:	690d      	ldr	r5, [r1, #16]
 80064a2:	4607      	mov	r7, r0
 80064a4:	460c      	mov	r4, r1
 80064a6:	461e      	mov	r6, r3
 80064a8:	f101 0c14 	add.w	ip, r1, #20
 80064ac:	2000      	movs	r0, #0
 80064ae:	f8dc 3000 	ldr.w	r3, [ip]
 80064b2:	b299      	uxth	r1, r3
 80064b4:	fb02 6101 	mla	r1, r2, r1, r6
 80064b8:	0c1e      	lsrs	r6, r3, #16
 80064ba:	0c0b      	lsrs	r3, r1, #16
 80064bc:	fb02 3306 	mla	r3, r2, r6, r3
 80064c0:	b289      	uxth	r1, r1
 80064c2:	3001      	adds	r0, #1
 80064c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80064c8:	4285      	cmp	r5, r0
 80064ca:	f84c 1b04 	str.w	r1, [ip], #4
 80064ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80064d2:	dcec      	bgt.n	80064ae <__multadd+0x12>
 80064d4:	b30e      	cbz	r6, 800651a <__multadd+0x7e>
 80064d6:	68a3      	ldr	r3, [r4, #8]
 80064d8:	42ab      	cmp	r3, r5
 80064da:	dc19      	bgt.n	8006510 <__multadd+0x74>
 80064dc:	6861      	ldr	r1, [r4, #4]
 80064de:	4638      	mov	r0, r7
 80064e0:	3101      	adds	r1, #1
 80064e2:	f7ff ff79 	bl	80063d8 <_Balloc>
 80064e6:	4680      	mov	r8, r0
 80064e8:	b928      	cbnz	r0, 80064f6 <__multadd+0x5a>
 80064ea:	4602      	mov	r2, r0
 80064ec:	4b0c      	ldr	r3, [pc, #48]	@ (8006520 <__multadd+0x84>)
 80064ee:	480d      	ldr	r0, [pc, #52]	@ (8006524 <__multadd+0x88>)
 80064f0:	21ba      	movs	r1, #186	@ 0xba
 80064f2:	f000 fd2f 	bl	8006f54 <__assert_func>
 80064f6:	6922      	ldr	r2, [r4, #16]
 80064f8:	3202      	adds	r2, #2
 80064fa:	f104 010c 	add.w	r1, r4, #12
 80064fe:	0092      	lsls	r2, r2, #2
 8006500:	300c      	adds	r0, #12
 8006502:	f000 fd19 	bl	8006f38 <memcpy>
 8006506:	4621      	mov	r1, r4
 8006508:	4638      	mov	r0, r7
 800650a:	f7ff ffa5 	bl	8006458 <_Bfree>
 800650e:	4644      	mov	r4, r8
 8006510:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006514:	3501      	adds	r5, #1
 8006516:	615e      	str	r6, [r3, #20]
 8006518:	6125      	str	r5, [r4, #16]
 800651a:	4620      	mov	r0, r4
 800651c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006520:	08009411 	.word	0x08009411
 8006524:	08009422 	.word	0x08009422

08006528 <__hi0bits>:
 8006528:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800652c:	4603      	mov	r3, r0
 800652e:	bf36      	itet	cc
 8006530:	0403      	lslcc	r3, r0, #16
 8006532:	2000      	movcs	r0, #0
 8006534:	2010      	movcc	r0, #16
 8006536:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800653a:	bf3c      	itt	cc
 800653c:	021b      	lslcc	r3, r3, #8
 800653e:	3008      	addcc	r0, #8
 8006540:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006544:	bf3c      	itt	cc
 8006546:	011b      	lslcc	r3, r3, #4
 8006548:	3004      	addcc	r0, #4
 800654a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800654e:	bf3c      	itt	cc
 8006550:	009b      	lslcc	r3, r3, #2
 8006552:	3002      	addcc	r0, #2
 8006554:	2b00      	cmp	r3, #0
 8006556:	db05      	blt.n	8006564 <__hi0bits+0x3c>
 8006558:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800655c:	f100 0001 	add.w	r0, r0, #1
 8006560:	bf08      	it	eq
 8006562:	2020      	moveq	r0, #32
 8006564:	4770      	bx	lr

08006566 <__lo0bits>:
 8006566:	6803      	ldr	r3, [r0, #0]
 8006568:	4602      	mov	r2, r0
 800656a:	f013 0007 	ands.w	r0, r3, #7
 800656e:	d00b      	beq.n	8006588 <__lo0bits+0x22>
 8006570:	07d9      	lsls	r1, r3, #31
 8006572:	d421      	bmi.n	80065b8 <__lo0bits+0x52>
 8006574:	0798      	lsls	r0, r3, #30
 8006576:	bf49      	itett	mi
 8006578:	085b      	lsrmi	r3, r3, #1
 800657a:	089b      	lsrpl	r3, r3, #2
 800657c:	2001      	movmi	r0, #1
 800657e:	6013      	strmi	r3, [r2, #0]
 8006580:	bf5c      	itt	pl
 8006582:	6013      	strpl	r3, [r2, #0]
 8006584:	2002      	movpl	r0, #2
 8006586:	4770      	bx	lr
 8006588:	b299      	uxth	r1, r3
 800658a:	b909      	cbnz	r1, 8006590 <__lo0bits+0x2a>
 800658c:	0c1b      	lsrs	r3, r3, #16
 800658e:	2010      	movs	r0, #16
 8006590:	b2d9      	uxtb	r1, r3
 8006592:	b909      	cbnz	r1, 8006598 <__lo0bits+0x32>
 8006594:	3008      	adds	r0, #8
 8006596:	0a1b      	lsrs	r3, r3, #8
 8006598:	0719      	lsls	r1, r3, #28
 800659a:	bf04      	itt	eq
 800659c:	091b      	lsreq	r3, r3, #4
 800659e:	3004      	addeq	r0, #4
 80065a0:	0799      	lsls	r1, r3, #30
 80065a2:	bf04      	itt	eq
 80065a4:	089b      	lsreq	r3, r3, #2
 80065a6:	3002      	addeq	r0, #2
 80065a8:	07d9      	lsls	r1, r3, #31
 80065aa:	d403      	bmi.n	80065b4 <__lo0bits+0x4e>
 80065ac:	085b      	lsrs	r3, r3, #1
 80065ae:	f100 0001 	add.w	r0, r0, #1
 80065b2:	d003      	beq.n	80065bc <__lo0bits+0x56>
 80065b4:	6013      	str	r3, [r2, #0]
 80065b6:	4770      	bx	lr
 80065b8:	2000      	movs	r0, #0
 80065ba:	4770      	bx	lr
 80065bc:	2020      	movs	r0, #32
 80065be:	4770      	bx	lr

080065c0 <__i2b>:
 80065c0:	b510      	push	{r4, lr}
 80065c2:	460c      	mov	r4, r1
 80065c4:	2101      	movs	r1, #1
 80065c6:	f7ff ff07 	bl	80063d8 <_Balloc>
 80065ca:	4602      	mov	r2, r0
 80065cc:	b928      	cbnz	r0, 80065da <__i2b+0x1a>
 80065ce:	4b05      	ldr	r3, [pc, #20]	@ (80065e4 <__i2b+0x24>)
 80065d0:	4805      	ldr	r0, [pc, #20]	@ (80065e8 <__i2b+0x28>)
 80065d2:	f240 1145 	movw	r1, #325	@ 0x145
 80065d6:	f000 fcbd 	bl	8006f54 <__assert_func>
 80065da:	2301      	movs	r3, #1
 80065dc:	6144      	str	r4, [r0, #20]
 80065de:	6103      	str	r3, [r0, #16]
 80065e0:	bd10      	pop	{r4, pc}
 80065e2:	bf00      	nop
 80065e4:	08009411 	.word	0x08009411
 80065e8:	08009422 	.word	0x08009422

080065ec <__multiply>:
 80065ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f0:	4614      	mov	r4, r2
 80065f2:	690a      	ldr	r2, [r1, #16]
 80065f4:	6923      	ldr	r3, [r4, #16]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	bfa8      	it	ge
 80065fa:	4623      	movge	r3, r4
 80065fc:	460f      	mov	r7, r1
 80065fe:	bfa4      	itt	ge
 8006600:	460c      	movge	r4, r1
 8006602:	461f      	movge	r7, r3
 8006604:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006608:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800660c:	68a3      	ldr	r3, [r4, #8]
 800660e:	6861      	ldr	r1, [r4, #4]
 8006610:	eb0a 0609 	add.w	r6, sl, r9
 8006614:	42b3      	cmp	r3, r6
 8006616:	b085      	sub	sp, #20
 8006618:	bfb8      	it	lt
 800661a:	3101      	addlt	r1, #1
 800661c:	f7ff fedc 	bl	80063d8 <_Balloc>
 8006620:	b930      	cbnz	r0, 8006630 <__multiply+0x44>
 8006622:	4602      	mov	r2, r0
 8006624:	4b44      	ldr	r3, [pc, #272]	@ (8006738 <__multiply+0x14c>)
 8006626:	4845      	ldr	r0, [pc, #276]	@ (800673c <__multiply+0x150>)
 8006628:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800662c:	f000 fc92 	bl	8006f54 <__assert_func>
 8006630:	f100 0514 	add.w	r5, r0, #20
 8006634:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006638:	462b      	mov	r3, r5
 800663a:	2200      	movs	r2, #0
 800663c:	4543      	cmp	r3, r8
 800663e:	d321      	bcc.n	8006684 <__multiply+0x98>
 8006640:	f107 0114 	add.w	r1, r7, #20
 8006644:	f104 0214 	add.w	r2, r4, #20
 8006648:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800664c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006650:	9302      	str	r3, [sp, #8]
 8006652:	1b13      	subs	r3, r2, r4
 8006654:	3b15      	subs	r3, #21
 8006656:	f023 0303 	bic.w	r3, r3, #3
 800665a:	3304      	adds	r3, #4
 800665c:	f104 0715 	add.w	r7, r4, #21
 8006660:	42ba      	cmp	r2, r7
 8006662:	bf38      	it	cc
 8006664:	2304      	movcc	r3, #4
 8006666:	9301      	str	r3, [sp, #4]
 8006668:	9b02      	ldr	r3, [sp, #8]
 800666a:	9103      	str	r1, [sp, #12]
 800666c:	428b      	cmp	r3, r1
 800666e:	d80c      	bhi.n	800668a <__multiply+0x9e>
 8006670:	2e00      	cmp	r6, #0
 8006672:	dd03      	ble.n	800667c <__multiply+0x90>
 8006674:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006678:	2b00      	cmp	r3, #0
 800667a:	d05b      	beq.n	8006734 <__multiply+0x148>
 800667c:	6106      	str	r6, [r0, #16]
 800667e:	b005      	add	sp, #20
 8006680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006684:	f843 2b04 	str.w	r2, [r3], #4
 8006688:	e7d8      	b.n	800663c <__multiply+0x50>
 800668a:	f8b1 a000 	ldrh.w	sl, [r1]
 800668e:	f1ba 0f00 	cmp.w	sl, #0
 8006692:	d024      	beq.n	80066de <__multiply+0xf2>
 8006694:	f104 0e14 	add.w	lr, r4, #20
 8006698:	46a9      	mov	r9, r5
 800669a:	f04f 0c00 	mov.w	ip, #0
 800669e:	f85e 7b04 	ldr.w	r7, [lr], #4
 80066a2:	f8d9 3000 	ldr.w	r3, [r9]
 80066a6:	fa1f fb87 	uxth.w	fp, r7
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	fb0a 330b 	mla	r3, sl, fp, r3
 80066b0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80066b4:	f8d9 7000 	ldr.w	r7, [r9]
 80066b8:	4463      	add	r3, ip
 80066ba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80066be:	fb0a c70b 	mla	r7, sl, fp, ip
 80066c2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80066cc:	4572      	cmp	r2, lr
 80066ce:	f849 3b04 	str.w	r3, [r9], #4
 80066d2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80066d6:	d8e2      	bhi.n	800669e <__multiply+0xb2>
 80066d8:	9b01      	ldr	r3, [sp, #4]
 80066da:	f845 c003 	str.w	ip, [r5, r3]
 80066de:	9b03      	ldr	r3, [sp, #12]
 80066e0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80066e4:	3104      	adds	r1, #4
 80066e6:	f1b9 0f00 	cmp.w	r9, #0
 80066ea:	d021      	beq.n	8006730 <__multiply+0x144>
 80066ec:	682b      	ldr	r3, [r5, #0]
 80066ee:	f104 0c14 	add.w	ip, r4, #20
 80066f2:	46ae      	mov	lr, r5
 80066f4:	f04f 0a00 	mov.w	sl, #0
 80066f8:	f8bc b000 	ldrh.w	fp, [ip]
 80066fc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006700:	fb09 770b 	mla	r7, r9, fp, r7
 8006704:	4457      	add	r7, sl
 8006706:	b29b      	uxth	r3, r3
 8006708:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800670c:	f84e 3b04 	str.w	r3, [lr], #4
 8006710:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006714:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006718:	f8be 3000 	ldrh.w	r3, [lr]
 800671c:	fb09 330a 	mla	r3, r9, sl, r3
 8006720:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006724:	4562      	cmp	r2, ip
 8006726:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800672a:	d8e5      	bhi.n	80066f8 <__multiply+0x10c>
 800672c:	9f01      	ldr	r7, [sp, #4]
 800672e:	51eb      	str	r3, [r5, r7]
 8006730:	3504      	adds	r5, #4
 8006732:	e799      	b.n	8006668 <__multiply+0x7c>
 8006734:	3e01      	subs	r6, #1
 8006736:	e79b      	b.n	8006670 <__multiply+0x84>
 8006738:	08009411 	.word	0x08009411
 800673c:	08009422 	.word	0x08009422

08006740 <__pow5mult>:
 8006740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006744:	4615      	mov	r5, r2
 8006746:	f012 0203 	ands.w	r2, r2, #3
 800674a:	4607      	mov	r7, r0
 800674c:	460e      	mov	r6, r1
 800674e:	d007      	beq.n	8006760 <__pow5mult+0x20>
 8006750:	4c25      	ldr	r4, [pc, #148]	@ (80067e8 <__pow5mult+0xa8>)
 8006752:	3a01      	subs	r2, #1
 8006754:	2300      	movs	r3, #0
 8006756:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800675a:	f7ff fe9f 	bl	800649c <__multadd>
 800675e:	4606      	mov	r6, r0
 8006760:	10ad      	asrs	r5, r5, #2
 8006762:	d03d      	beq.n	80067e0 <__pow5mult+0xa0>
 8006764:	69fc      	ldr	r4, [r7, #28]
 8006766:	b97c      	cbnz	r4, 8006788 <__pow5mult+0x48>
 8006768:	2010      	movs	r0, #16
 800676a:	f7ff fd7f 	bl	800626c <malloc>
 800676e:	4602      	mov	r2, r0
 8006770:	61f8      	str	r0, [r7, #28]
 8006772:	b928      	cbnz	r0, 8006780 <__pow5mult+0x40>
 8006774:	4b1d      	ldr	r3, [pc, #116]	@ (80067ec <__pow5mult+0xac>)
 8006776:	481e      	ldr	r0, [pc, #120]	@ (80067f0 <__pow5mult+0xb0>)
 8006778:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800677c:	f000 fbea 	bl	8006f54 <__assert_func>
 8006780:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006784:	6004      	str	r4, [r0, #0]
 8006786:	60c4      	str	r4, [r0, #12]
 8006788:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800678c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006790:	b94c      	cbnz	r4, 80067a6 <__pow5mult+0x66>
 8006792:	f240 2171 	movw	r1, #625	@ 0x271
 8006796:	4638      	mov	r0, r7
 8006798:	f7ff ff12 	bl	80065c0 <__i2b>
 800679c:	2300      	movs	r3, #0
 800679e:	f8c8 0008 	str.w	r0, [r8, #8]
 80067a2:	4604      	mov	r4, r0
 80067a4:	6003      	str	r3, [r0, #0]
 80067a6:	f04f 0900 	mov.w	r9, #0
 80067aa:	07eb      	lsls	r3, r5, #31
 80067ac:	d50a      	bpl.n	80067c4 <__pow5mult+0x84>
 80067ae:	4631      	mov	r1, r6
 80067b0:	4622      	mov	r2, r4
 80067b2:	4638      	mov	r0, r7
 80067b4:	f7ff ff1a 	bl	80065ec <__multiply>
 80067b8:	4631      	mov	r1, r6
 80067ba:	4680      	mov	r8, r0
 80067bc:	4638      	mov	r0, r7
 80067be:	f7ff fe4b 	bl	8006458 <_Bfree>
 80067c2:	4646      	mov	r6, r8
 80067c4:	106d      	asrs	r5, r5, #1
 80067c6:	d00b      	beq.n	80067e0 <__pow5mult+0xa0>
 80067c8:	6820      	ldr	r0, [r4, #0]
 80067ca:	b938      	cbnz	r0, 80067dc <__pow5mult+0x9c>
 80067cc:	4622      	mov	r2, r4
 80067ce:	4621      	mov	r1, r4
 80067d0:	4638      	mov	r0, r7
 80067d2:	f7ff ff0b 	bl	80065ec <__multiply>
 80067d6:	6020      	str	r0, [r4, #0]
 80067d8:	f8c0 9000 	str.w	r9, [r0]
 80067dc:	4604      	mov	r4, r0
 80067de:	e7e4      	b.n	80067aa <__pow5mult+0x6a>
 80067e0:	4630      	mov	r0, r6
 80067e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067e6:	bf00      	nop
 80067e8:	0800947c 	.word	0x0800947c
 80067ec:	080093a2 	.word	0x080093a2
 80067f0:	08009422 	.word	0x08009422

080067f4 <__lshift>:
 80067f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067f8:	460c      	mov	r4, r1
 80067fa:	6849      	ldr	r1, [r1, #4]
 80067fc:	6923      	ldr	r3, [r4, #16]
 80067fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006802:	68a3      	ldr	r3, [r4, #8]
 8006804:	4607      	mov	r7, r0
 8006806:	4691      	mov	r9, r2
 8006808:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800680c:	f108 0601 	add.w	r6, r8, #1
 8006810:	42b3      	cmp	r3, r6
 8006812:	db0b      	blt.n	800682c <__lshift+0x38>
 8006814:	4638      	mov	r0, r7
 8006816:	f7ff fddf 	bl	80063d8 <_Balloc>
 800681a:	4605      	mov	r5, r0
 800681c:	b948      	cbnz	r0, 8006832 <__lshift+0x3e>
 800681e:	4602      	mov	r2, r0
 8006820:	4b28      	ldr	r3, [pc, #160]	@ (80068c4 <__lshift+0xd0>)
 8006822:	4829      	ldr	r0, [pc, #164]	@ (80068c8 <__lshift+0xd4>)
 8006824:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006828:	f000 fb94 	bl	8006f54 <__assert_func>
 800682c:	3101      	adds	r1, #1
 800682e:	005b      	lsls	r3, r3, #1
 8006830:	e7ee      	b.n	8006810 <__lshift+0x1c>
 8006832:	2300      	movs	r3, #0
 8006834:	f100 0114 	add.w	r1, r0, #20
 8006838:	f100 0210 	add.w	r2, r0, #16
 800683c:	4618      	mov	r0, r3
 800683e:	4553      	cmp	r3, sl
 8006840:	db33      	blt.n	80068aa <__lshift+0xb6>
 8006842:	6920      	ldr	r0, [r4, #16]
 8006844:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006848:	f104 0314 	add.w	r3, r4, #20
 800684c:	f019 091f 	ands.w	r9, r9, #31
 8006850:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006854:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006858:	d02b      	beq.n	80068b2 <__lshift+0xbe>
 800685a:	f1c9 0e20 	rsb	lr, r9, #32
 800685e:	468a      	mov	sl, r1
 8006860:	2200      	movs	r2, #0
 8006862:	6818      	ldr	r0, [r3, #0]
 8006864:	fa00 f009 	lsl.w	r0, r0, r9
 8006868:	4310      	orrs	r0, r2
 800686a:	f84a 0b04 	str.w	r0, [sl], #4
 800686e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006872:	459c      	cmp	ip, r3
 8006874:	fa22 f20e 	lsr.w	r2, r2, lr
 8006878:	d8f3      	bhi.n	8006862 <__lshift+0x6e>
 800687a:	ebac 0304 	sub.w	r3, ip, r4
 800687e:	3b15      	subs	r3, #21
 8006880:	f023 0303 	bic.w	r3, r3, #3
 8006884:	3304      	adds	r3, #4
 8006886:	f104 0015 	add.w	r0, r4, #21
 800688a:	4584      	cmp	ip, r0
 800688c:	bf38      	it	cc
 800688e:	2304      	movcc	r3, #4
 8006890:	50ca      	str	r2, [r1, r3]
 8006892:	b10a      	cbz	r2, 8006898 <__lshift+0xa4>
 8006894:	f108 0602 	add.w	r6, r8, #2
 8006898:	3e01      	subs	r6, #1
 800689a:	4638      	mov	r0, r7
 800689c:	612e      	str	r6, [r5, #16]
 800689e:	4621      	mov	r1, r4
 80068a0:	f7ff fdda 	bl	8006458 <_Bfree>
 80068a4:	4628      	mov	r0, r5
 80068a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80068ae:	3301      	adds	r3, #1
 80068b0:	e7c5      	b.n	800683e <__lshift+0x4a>
 80068b2:	3904      	subs	r1, #4
 80068b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80068b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80068bc:	459c      	cmp	ip, r3
 80068be:	d8f9      	bhi.n	80068b4 <__lshift+0xc0>
 80068c0:	e7ea      	b.n	8006898 <__lshift+0xa4>
 80068c2:	bf00      	nop
 80068c4:	08009411 	.word	0x08009411
 80068c8:	08009422 	.word	0x08009422

080068cc <__mcmp>:
 80068cc:	690a      	ldr	r2, [r1, #16]
 80068ce:	4603      	mov	r3, r0
 80068d0:	6900      	ldr	r0, [r0, #16]
 80068d2:	1a80      	subs	r0, r0, r2
 80068d4:	b530      	push	{r4, r5, lr}
 80068d6:	d10e      	bne.n	80068f6 <__mcmp+0x2a>
 80068d8:	3314      	adds	r3, #20
 80068da:	3114      	adds	r1, #20
 80068dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80068e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80068e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80068e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80068ec:	4295      	cmp	r5, r2
 80068ee:	d003      	beq.n	80068f8 <__mcmp+0x2c>
 80068f0:	d205      	bcs.n	80068fe <__mcmp+0x32>
 80068f2:	f04f 30ff 	mov.w	r0, #4294967295
 80068f6:	bd30      	pop	{r4, r5, pc}
 80068f8:	42a3      	cmp	r3, r4
 80068fa:	d3f3      	bcc.n	80068e4 <__mcmp+0x18>
 80068fc:	e7fb      	b.n	80068f6 <__mcmp+0x2a>
 80068fe:	2001      	movs	r0, #1
 8006900:	e7f9      	b.n	80068f6 <__mcmp+0x2a>
	...

08006904 <__mdiff>:
 8006904:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006908:	4689      	mov	r9, r1
 800690a:	4606      	mov	r6, r0
 800690c:	4611      	mov	r1, r2
 800690e:	4648      	mov	r0, r9
 8006910:	4614      	mov	r4, r2
 8006912:	f7ff ffdb 	bl	80068cc <__mcmp>
 8006916:	1e05      	subs	r5, r0, #0
 8006918:	d112      	bne.n	8006940 <__mdiff+0x3c>
 800691a:	4629      	mov	r1, r5
 800691c:	4630      	mov	r0, r6
 800691e:	f7ff fd5b 	bl	80063d8 <_Balloc>
 8006922:	4602      	mov	r2, r0
 8006924:	b928      	cbnz	r0, 8006932 <__mdiff+0x2e>
 8006926:	4b3f      	ldr	r3, [pc, #252]	@ (8006a24 <__mdiff+0x120>)
 8006928:	f240 2137 	movw	r1, #567	@ 0x237
 800692c:	483e      	ldr	r0, [pc, #248]	@ (8006a28 <__mdiff+0x124>)
 800692e:	f000 fb11 	bl	8006f54 <__assert_func>
 8006932:	2301      	movs	r3, #1
 8006934:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006938:	4610      	mov	r0, r2
 800693a:	b003      	add	sp, #12
 800693c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006940:	bfbc      	itt	lt
 8006942:	464b      	movlt	r3, r9
 8006944:	46a1      	movlt	r9, r4
 8006946:	4630      	mov	r0, r6
 8006948:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800694c:	bfba      	itte	lt
 800694e:	461c      	movlt	r4, r3
 8006950:	2501      	movlt	r5, #1
 8006952:	2500      	movge	r5, #0
 8006954:	f7ff fd40 	bl	80063d8 <_Balloc>
 8006958:	4602      	mov	r2, r0
 800695a:	b918      	cbnz	r0, 8006964 <__mdiff+0x60>
 800695c:	4b31      	ldr	r3, [pc, #196]	@ (8006a24 <__mdiff+0x120>)
 800695e:	f240 2145 	movw	r1, #581	@ 0x245
 8006962:	e7e3      	b.n	800692c <__mdiff+0x28>
 8006964:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006968:	6926      	ldr	r6, [r4, #16]
 800696a:	60c5      	str	r5, [r0, #12]
 800696c:	f109 0310 	add.w	r3, r9, #16
 8006970:	f109 0514 	add.w	r5, r9, #20
 8006974:	f104 0e14 	add.w	lr, r4, #20
 8006978:	f100 0b14 	add.w	fp, r0, #20
 800697c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006980:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006984:	9301      	str	r3, [sp, #4]
 8006986:	46d9      	mov	r9, fp
 8006988:	f04f 0c00 	mov.w	ip, #0
 800698c:	9b01      	ldr	r3, [sp, #4]
 800698e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006992:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006996:	9301      	str	r3, [sp, #4]
 8006998:	fa1f f38a 	uxth.w	r3, sl
 800699c:	4619      	mov	r1, r3
 800699e:	b283      	uxth	r3, r0
 80069a0:	1acb      	subs	r3, r1, r3
 80069a2:	0c00      	lsrs	r0, r0, #16
 80069a4:	4463      	add	r3, ip
 80069a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80069aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80069ae:	b29b      	uxth	r3, r3
 80069b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80069b4:	4576      	cmp	r6, lr
 80069b6:	f849 3b04 	str.w	r3, [r9], #4
 80069ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80069be:	d8e5      	bhi.n	800698c <__mdiff+0x88>
 80069c0:	1b33      	subs	r3, r6, r4
 80069c2:	3b15      	subs	r3, #21
 80069c4:	f023 0303 	bic.w	r3, r3, #3
 80069c8:	3415      	adds	r4, #21
 80069ca:	3304      	adds	r3, #4
 80069cc:	42a6      	cmp	r6, r4
 80069ce:	bf38      	it	cc
 80069d0:	2304      	movcc	r3, #4
 80069d2:	441d      	add	r5, r3
 80069d4:	445b      	add	r3, fp
 80069d6:	461e      	mov	r6, r3
 80069d8:	462c      	mov	r4, r5
 80069da:	4544      	cmp	r4, r8
 80069dc:	d30e      	bcc.n	80069fc <__mdiff+0xf8>
 80069de:	f108 0103 	add.w	r1, r8, #3
 80069e2:	1b49      	subs	r1, r1, r5
 80069e4:	f021 0103 	bic.w	r1, r1, #3
 80069e8:	3d03      	subs	r5, #3
 80069ea:	45a8      	cmp	r8, r5
 80069ec:	bf38      	it	cc
 80069ee:	2100      	movcc	r1, #0
 80069f0:	440b      	add	r3, r1
 80069f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80069f6:	b191      	cbz	r1, 8006a1e <__mdiff+0x11a>
 80069f8:	6117      	str	r7, [r2, #16]
 80069fa:	e79d      	b.n	8006938 <__mdiff+0x34>
 80069fc:	f854 1b04 	ldr.w	r1, [r4], #4
 8006a00:	46e6      	mov	lr, ip
 8006a02:	0c08      	lsrs	r0, r1, #16
 8006a04:	fa1c fc81 	uxtah	ip, ip, r1
 8006a08:	4471      	add	r1, lr
 8006a0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006a0e:	b289      	uxth	r1, r1
 8006a10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006a14:	f846 1b04 	str.w	r1, [r6], #4
 8006a18:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a1c:	e7dd      	b.n	80069da <__mdiff+0xd6>
 8006a1e:	3f01      	subs	r7, #1
 8006a20:	e7e7      	b.n	80069f2 <__mdiff+0xee>
 8006a22:	bf00      	nop
 8006a24:	08009411 	.word	0x08009411
 8006a28:	08009422 	.word	0x08009422

08006a2c <__d2b>:
 8006a2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a30:	460f      	mov	r7, r1
 8006a32:	2101      	movs	r1, #1
 8006a34:	ec59 8b10 	vmov	r8, r9, d0
 8006a38:	4616      	mov	r6, r2
 8006a3a:	f7ff fccd 	bl	80063d8 <_Balloc>
 8006a3e:	4604      	mov	r4, r0
 8006a40:	b930      	cbnz	r0, 8006a50 <__d2b+0x24>
 8006a42:	4602      	mov	r2, r0
 8006a44:	4b23      	ldr	r3, [pc, #140]	@ (8006ad4 <__d2b+0xa8>)
 8006a46:	4824      	ldr	r0, [pc, #144]	@ (8006ad8 <__d2b+0xac>)
 8006a48:	f240 310f 	movw	r1, #783	@ 0x30f
 8006a4c:	f000 fa82 	bl	8006f54 <__assert_func>
 8006a50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a58:	b10d      	cbz	r5, 8006a5e <__d2b+0x32>
 8006a5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a5e:	9301      	str	r3, [sp, #4]
 8006a60:	f1b8 0300 	subs.w	r3, r8, #0
 8006a64:	d023      	beq.n	8006aae <__d2b+0x82>
 8006a66:	4668      	mov	r0, sp
 8006a68:	9300      	str	r3, [sp, #0]
 8006a6a:	f7ff fd7c 	bl	8006566 <__lo0bits>
 8006a6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006a72:	b1d0      	cbz	r0, 8006aaa <__d2b+0x7e>
 8006a74:	f1c0 0320 	rsb	r3, r0, #32
 8006a78:	fa02 f303 	lsl.w	r3, r2, r3
 8006a7c:	430b      	orrs	r3, r1
 8006a7e:	40c2      	lsrs	r2, r0
 8006a80:	6163      	str	r3, [r4, #20]
 8006a82:	9201      	str	r2, [sp, #4]
 8006a84:	9b01      	ldr	r3, [sp, #4]
 8006a86:	61a3      	str	r3, [r4, #24]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	bf0c      	ite	eq
 8006a8c:	2201      	moveq	r2, #1
 8006a8e:	2202      	movne	r2, #2
 8006a90:	6122      	str	r2, [r4, #16]
 8006a92:	b1a5      	cbz	r5, 8006abe <__d2b+0x92>
 8006a94:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006a98:	4405      	add	r5, r0
 8006a9a:	603d      	str	r5, [r7, #0]
 8006a9c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006aa0:	6030      	str	r0, [r6, #0]
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	b003      	add	sp, #12
 8006aa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006aaa:	6161      	str	r1, [r4, #20]
 8006aac:	e7ea      	b.n	8006a84 <__d2b+0x58>
 8006aae:	a801      	add	r0, sp, #4
 8006ab0:	f7ff fd59 	bl	8006566 <__lo0bits>
 8006ab4:	9b01      	ldr	r3, [sp, #4]
 8006ab6:	6163      	str	r3, [r4, #20]
 8006ab8:	3020      	adds	r0, #32
 8006aba:	2201      	movs	r2, #1
 8006abc:	e7e8      	b.n	8006a90 <__d2b+0x64>
 8006abe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006ac2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006ac6:	6038      	str	r0, [r7, #0]
 8006ac8:	6918      	ldr	r0, [r3, #16]
 8006aca:	f7ff fd2d 	bl	8006528 <__hi0bits>
 8006ace:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006ad2:	e7e5      	b.n	8006aa0 <__d2b+0x74>
 8006ad4:	08009411 	.word	0x08009411
 8006ad8:	08009422 	.word	0x08009422

08006adc <__ssputs_r>:
 8006adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ae0:	688e      	ldr	r6, [r1, #8]
 8006ae2:	461f      	mov	r7, r3
 8006ae4:	42be      	cmp	r6, r7
 8006ae6:	680b      	ldr	r3, [r1, #0]
 8006ae8:	4682      	mov	sl, r0
 8006aea:	460c      	mov	r4, r1
 8006aec:	4690      	mov	r8, r2
 8006aee:	d82d      	bhi.n	8006b4c <__ssputs_r+0x70>
 8006af0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006af4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006af8:	d026      	beq.n	8006b48 <__ssputs_r+0x6c>
 8006afa:	6965      	ldr	r5, [r4, #20]
 8006afc:	6909      	ldr	r1, [r1, #16]
 8006afe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b02:	eba3 0901 	sub.w	r9, r3, r1
 8006b06:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b0a:	1c7b      	adds	r3, r7, #1
 8006b0c:	444b      	add	r3, r9
 8006b0e:	106d      	asrs	r5, r5, #1
 8006b10:	429d      	cmp	r5, r3
 8006b12:	bf38      	it	cc
 8006b14:	461d      	movcc	r5, r3
 8006b16:	0553      	lsls	r3, r2, #21
 8006b18:	d527      	bpl.n	8006b6a <__ssputs_r+0x8e>
 8006b1a:	4629      	mov	r1, r5
 8006b1c:	f7ff fbd0 	bl	80062c0 <_malloc_r>
 8006b20:	4606      	mov	r6, r0
 8006b22:	b360      	cbz	r0, 8006b7e <__ssputs_r+0xa2>
 8006b24:	6921      	ldr	r1, [r4, #16]
 8006b26:	464a      	mov	r2, r9
 8006b28:	f000 fa06 	bl	8006f38 <memcpy>
 8006b2c:	89a3      	ldrh	r3, [r4, #12]
 8006b2e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006b32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b36:	81a3      	strh	r3, [r4, #12]
 8006b38:	6126      	str	r6, [r4, #16]
 8006b3a:	6165      	str	r5, [r4, #20]
 8006b3c:	444e      	add	r6, r9
 8006b3e:	eba5 0509 	sub.w	r5, r5, r9
 8006b42:	6026      	str	r6, [r4, #0]
 8006b44:	60a5      	str	r5, [r4, #8]
 8006b46:	463e      	mov	r6, r7
 8006b48:	42be      	cmp	r6, r7
 8006b4a:	d900      	bls.n	8006b4e <__ssputs_r+0x72>
 8006b4c:	463e      	mov	r6, r7
 8006b4e:	6820      	ldr	r0, [r4, #0]
 8006b50:	4632      	mov	r2, r6
 8006b52:	4641      	mov	r1, r8
 8006b54:	f000 f9c6 	bl	8006ee4 <memmove>
 8006b58:	68a3      	ldr	r3, [r4, #8]
 8006b5a:	1b9b      	subs	r3, r3, r6
 8006b5c:	60a3      	str	r3, [r4, #8]
 8006b5e:	6823      	ldr	r3, [r4, #0]
 8006b60:	4433      	add	r3, r6
 8006b62:	6023      	str	r3, [r4, #0]
 8006b64:	2000      	movs	r0, #0
 8006b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b6a:	462a      	mov	r2, r5
 8006b6c:	f000 fa36 	bl	8006fdc <_realloc_r>
 8006b70:	4606      	mov	r6, r0
 8006b72:	2800      	cmp	r0, #0
 8006b74:	d1e0      	bne.n	8006b38 <__ssputs_r+0x5c>
 8006b76:	6921      	ldr	r1, [r4, #16]
 8006b78:	4650      	mov	r0, sl
 8006b7a:	f7ff fb2d 	bl	80061d8 <_free_r>
 8006b7e:	230c      	movs	r3, #12
 8006b80:	f8ca 3000 	str.w	r3, [sl]
 8006b84:	89a3      	ldrh	r3, [r4, #12]
 8006b86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b8a:	81a3      	strh	r3, [r4, #12]
 8006b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b90:	e7e9      	b.n	8006b66 <__ssputs_r+0x8a>
	...

08006b94 <_svfiprintf_r>:
 8006b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b98:	4698      	mov	r8, r3
 8006b9a:	898b      	ldrh	r3, [r1, #12]
 8006b9c:	061b      	lsls	r3, r3, #24
 8006b9e:	b09d      	sub	sp, #116	@ 0x74
 8006ba0:	4607      	mov	r7, r0
 8006ba2:	460d      	mov	r5, r1
 8006ba4:	4614      	mov	r4, r2
 8006ba6:	d510      	bpl.n	8006bca <_svfiprintf_r+0x36>
 8006ba8:	690b      	ldr	r3, [r1, #16]
 8006baa:	b973      	cbnz	r3, 8006bca <_svfiprintf_r+0x36>
 8006bac:	2140      	movs	r1, #64	@ 0x40
 8006bae:	f7ff fb87 	bl	80062c0 <_malloc_r>
 8006bb2:	6028      	str	r0, [r5, #0]
 8006bb4:	6128      	str	r0, [r5, #16]
 8006bb6:	b930      	cbnz	r0, 8006bc6 <_svfiprintf_r+0x32>
 8006bb8:	230c      	movs	r3, #12
 8006bba:	603b      	str	r3, [r7, #0]
 8006bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc0:	b01d      	add	sp, #116	@ 0x74
 8006bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bc6:	2340      	movs	r3, #64	@ 0x40
 8006bc8:	616b      	str	r3, [r5, #20]
 8006bca:	2300      	movs	r3, #0
 8006bcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bce:	2320      	movs	r3, #32
 8006bd0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006bd4:	f8cd 800c 	str.w	r8, [sp, #12]
 8006bd8:	2330      	movs	r3, #48	@ 0x30
 8006bda:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006d78 <_svfiprintf_r+0x1e4>
 8006bde:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006be2:	f04f 0901 	mov.w	r9, #1
 8006be6:	4623      	mov	r3, r4
 8006be8:	469a      	mov	sl, r3
 8006bea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bee:	b10a      	cbz	r2, 8006bf4 <_svfiprintf_r+0x60>
 8006bf0:	2a25      	cmp	r2, #37	@ 0x25
 8006bf2:	d1f9      	bne.n	8006be8 <_svfiprintf_r+0x54>
 8006bf4:	ebba 0b04 	subs.w	fp, sl, r4
 8006bf8:	d00b      	beq.n	8006c12 <_svfiprintf_r+0x7e>
 8006bfa:	465b      	mov	r3, fp
 8006bfc:	4622      	mov	r2, r4
 8006bfe:	4629      	mov	r1, r5
 8006c00:	4638      	mov	r0, r7
 8006c02:	f7ff ff6b 	bl	8006adc <__ssputs_r>
 8006c06:	3001      	adds	r0, #1
 8006c08:	f000 80a7 	beq.w	8006d5a <_svfiprintf_r+0x1c6>
 8006c0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c0e:	445a      	add	r2, fp
 8006c10:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c12:	f89a 3000 	ldrb.w	r3, [sl]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	f000 809f 	beq.w	8006d5a <_svfiprintf_r+0x1c6>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c26:	f10a 0a01 	add.w	sl, sl, #1
 8006c2a:	9304      	str	r3, [sp, #16]
 8006c2c:	9307      	str	r3, [sp, #28]
 8006c2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c32:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c34:	4654      	mov	r4, sl
 8006c36:	2205      	movs	r2, #5
 8006c38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c3c:	484e      	ldr	r0, [pc, #312]	@ (8006d78 <_svfiprintf_r+0x1e4>)
 8006c3e:	f7f9 facf 	bl	80001e0 <memchr>
 8006c42:	9a04      	ldr	r2, [sp, #16]
 8006c44:	b9d8      	cbnz	r0, 8006c7e <_svfiprintf_r+0xea>
 8006c46:	06d0      	lsls	r0, r2, #27
 8006c48:	bf44      	itt	mi
 8006c4a:	2320      	movmi	r3, #32
 8006c4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c50:	0711      	lsls	r1, r2, #28
 8006c52:	bf44      	itt	mi
 8006c54:	232b      	movmi	r3, #43	@ 0x2b
 8006c56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c5a:	f89a 3000 	ldrb.w	r3, [sl]
 8006c5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c60:	d015      	beq.n	8006c8e <_svfiprintf_r+0xfa>
 8006c62:	9a07      	ldr	r2, [sp, #28]
 8006c64:	4654      	mov	r4, sl
 8006c66:	2000      	movs	r0, #0
 8006c68:	f04f 0c0a 	mov.w	ip, #10
 8006c6c:	4621      	mov	r1, r4
 8006c6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c72:	3b30      	subs	r3, #48	@ 0x30
 8006c74:	2b09      	cmp	r3, #9
 8006c76:	d94b      	bls.n	8006d10 <_svfiprintf_r+0x17c>
 8006c78:	b1b0      	cbz	r0, 8006ca8 <_svfiprintf_r+0x114>
 8006c7a:	9207      	str	r2, [sp, #28]
 8006c7c:	e014      	b.n	8006ca8 <_svfiprintf_r+0x114>
 8006c7e:	eba0 0308 	sub.w	r3, r0, r8
 8006c82:	fa09 f303 	lsl.w	r3, r9, r3
 8006c86:	4313      	orrs	r3, r2
 8006c88:	9304      	str	r3, [sp, #16]
 8006c8a:	46a2      	mov	sl, r4
 8006c8c:	e7d2      	b.n	8006c34 <_svfiprintf_r+0xa0>
 8006c8e:	9b03      	ldr	r3, [sp, #12]
 8006c90:	1d19      	adds	r1, r3, #4
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	9103      	str	r1, [sp, #12]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	bfbb      	ittet	lt
 8006c9a:	425b      	neglt	r3, r3
 8006c9c:	f042 0202 	orrlt.w	r2, r2, #2
 8006ca0:	9307      	strge	r3, [sp, #28]
 8006ca2:	9307      	strlt	r3, [sp, #28]
 8006ca4:	bfb8      	it	lt
 8006ca6:	9204      	strlt	r2, [sp, #16]
 8006ca8:	7823      	ldrb	r3, [r4, #0]
 8006caa:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cac:	d10a      	bne.n	8006cc4 <_svfiprintf_r+0x130>
 8006cae:	7863      	ldrb	r3, [r4, #1]
 8006cb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cb2:	d132      	bne.n	8006d1a <_svfiprintf_r+0x186>
 8006cb4:	9b03      	ldr	r3, [sp, #12]
 8006cb6:	1d1a      	adds	r2, r3, #4
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	9203      	str	r2, [sp, #12]
 8006cbc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006cc0:	3402      	adds	r4, #2
 8006cc2:	9305      	str	r3, [sp, #20]
 8006cc4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006d88 <_svfiprintf_r+0x1f4>
 8006cc8:	7821      	ldrb	r1, [r4, #0]
 8006cca:	2203      	movs	r2, #3
 8006ccc:	4650      	mov	r0, sl
 8006cce:	f7f9 fa87 	bl	80001e0 <memchr>
 8006cd2:	b138      	cbz	r0, 8006ce4 <_svfiprintf_r+0x150>
 8006cd4:	9b04      	ldr	r3, [sp, #16]
 8006cd6:	eba0 000a 	sub.w	r0, r0, sl
 8006cda:	2240      	movs	r2, #64	@ 0x40
 8006cdc:	4082      	lsls	r2, r0
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	3401      	adds	r4, #1
 8006ce2:	9304      	str	r3, [sp, #16]
 8006ce4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ce8:	4824      	ldr	r0, [pc, #144]	@ (8006d7c <_svfiprintf_r+0x1e8>)
 8006cea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006cee:	2206      	movs	r2, #6
 8006cf0:	f7f9 fa76 	bl	80001e0 <memchr>
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	d036      	beq.n	8006d66 <_svfiprintf_r+0x1d2>
 8006cf8:	4b21      	ldr	r3, [pc, #132]	@ (8006d80 <_svfiprintf_r+0x1ec>)
 8006cfa:	bb1b      	cbnz	r3, 8006d44 <_svfiprintf_r+0x1b0>
 8006cfc:	9b03      	ldr	r3, [sp, #12]
 8006cfe:	3307      	adds	r3, #7
 8006d00:	f023 0307 	bic.w	r3, r3, #7
 8006d04:	3308      	adds	r3, #8
 8006d06:	9303      	str	r3, [sp, #12]
 8006d08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d0a:	4433      	add	r3, r6
 8006d0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d0e:	e76a      	b.n	8006be6 <_svfiprintf_r+0x52>
 8006d10:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d14:	460c      	mov	r4, r1
 8006d16:	2001      	movs	r0, #1
 8006d18:	e7a8      	b.n	8006c6c <_svfiprintf_r+0xd8>
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	3401      	adds	r4, #1
 8006d1e:	9305      	str	r3, [sp, #20]
 8006d20:	4619      	mov	r1, r3
 8006d22:	f04f 0c0a 	mov.w	ip, #10
 8006d26:	4620      	mov	r0, r4
 8006d28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d2c:	3a30      	subs	r2, #48	@ 0x30
 8006d2e:	2a09      	cmp	r2, #9
 8006d30:	d903      	bls.n	8006d3a <_svfiprintf_r+0x1a6>
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d0c6      	beq.n	8006cc4 <_svfiprintf_r+0x130>
 8006d36:	9105      	str	r1, [sp, #20]
 8006d38:	e7c4      	b.n	8006cc4 <_svfiprintf_r+0x130>
 8006d3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d3e:	4604      	mov	r4, r0
 8006d40:	2301      	movs	r3, #1
 8006d42:	e7f0      	b.n	8006d26 <_svfiprintf_r+0x192>
 8006d44:	ab03      	add	r3, sp, #12
 8006d46:	9300      	str	r3, [sp, #0]
 8006d48:	462a      	mov	r2, r5
 8006d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8006d84 <_svfiprintf_r+0x1f0>)
 8006d4c:	a904      	add	r1, sp, #16
 8006d4e:	4638      	mov	r0, r7
 8006d50:	f7fd fe98 	bl	8004a84 <_printf_float>
 8006d54:	1c42      	adds	r2, r0, #1
 8006d56:	4606      	mov	r6, r0
 8006d58:	d1d6      	bne.n	8006d08 <_svfiprintf_r+0x174>
 8006d5a:	89ab      	ldrh	r3, [r5, #12]
 8006d5c:	065b      	lsls	r3, r3, #25
 8006d5e:	f53f af2d 	bmi.w	8006bbc <_svfiprintf_r+0x28>
 8006d62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d64:	e72c      	b.n	8006bc0 <_svfiprintf_r+0x2c>
 8006d66:	ab03      	add	r3, sp, #12
 8006d68:	9300      	str	r3, [sp, #0]
 8006d6a:	462a      	mov	r2, r5
 8006d6c:	4b05      	ldr	r3, [pc, #20]	@ (8006d84 <_svfiprintf_r+0x1f0>)
 8006d6e:	a904      	add	r1, sp, #16
 8006d70:	4638      	mov	r0, r7
 8006d72:	f7fe f91f 	bl	8004fb4 <_printf_i>
 8006d76:	e7ed      	b.n	8006d54 <_svfiprintf_r+0x1c0>
 8006d78:	08009578 	.word	0x08009578
 8006d7c:	08009582 	.word	0x08009582
 8006d80:	08004a85 	.word	0x08004a85
 8006d84:	08006add 	.word	0x08006add
 8006d88:	0800957e 	.word	0x0800957e

08006d8c <__sflush_r>:
 8006d8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d94:	0716      	lsls	r6, r2, #28
 8006d96:	4605      	mov	r5, r0
 8006d98:	460c      	mov	r4, r1
 8006d9a:	d454      	bmi.n	8006e46 <__sflush_r+0xba>
 8006d9c:	684b      	ldr	r3, [r1, #4]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	dc02      	bgt.n	8006da8 <__sflush_r+0x1c>
 8006da2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	dd48      	ble.n	8006e3a <__sflush_r+0xae>
 8006da8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006daa:	2e00      	cmp	r6, #0
 8006dac:	d045      	beq.n	8006e3a <__sflush_r+0xae>
 8006dae:	2300      	movs	r3, #0
 8006db0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006db4:	682f      	ldr	r7, [r5, #0]
 8006db6:	6a21      	ldr	r1, [r4, #32]
 8006db8:	602b      	str	r3, [r5, #0]
 8006dba:	d030      	beq.n	8006e1e <__sflush_r+0x92>
 8006dbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006dbe:	89a3      	ldrh	r3, [r4, #12]
 8006dc0:	0759      	lsls	r1, r3, #29
 8006dc2:	d505      	bpl.n	8006dd0 <__sflush_r+0x44>
 8006dc4:	6863      	ldr	r3, [r4, #4]
 8006dc6:	1ad2      	subs	r2, r2, r3
 8006dc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006dca:	b10b      	cbz	r3, 8006dd0 <__sflush_r+0x44>
 8006dcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006dce:	1ad2      	subs	r2, r2, r3
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dd4:	6a21      	ldr	r1, [r4, #32]
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	47b0      	blx	r6
 8006dda:	1c43      	adds	r3, r0, #1
 8006ddc:	89a3      	ldrh	r3, [r4, #12]
 8006dde:	d106      	bne.n	8006dee <__sflush_r+0x62>
 8006de0:	6829      	ldr	r1, [r5, #0]
 8006de2:	291d      	cmp	r1, #29
 8006de4:	d82b      	bhi.n	8006e3e <__sflush_r+0xb2>
 8006de6:	4a2a      	ldr	r2, [pc, #168]	@ (8006e90 <__sflush_r+0x104>)
 8006de8:	410a      	asrs	r2, r1
 8006dea:	07d6      	lsls	r6, r2, #31
 8006dec:	d427      	bmi.n	8006e3e <__sflush_r+0xb2>
 8006dee:	2200      	movs	r2, #0
 8006df0:	6062      	str	r2, [r4, #4]
 8006df2:	04d9      	lsls	r1, r3, #19
 8006df4:	6922      	ldr	r2, [r4, #16]
 8006df6:	6022      	str	r2, [r4, #0]
 8006df8:	d504      	bpl.n	8006e04 <__sflush_r+0x78>
 8006dfa:	1c42      	adds	r2, r0, #1
 8006dfc:	d101      	bne.n	8006e02 <__sflush_r+0x76>
 8006dfe:	682b      	ldr	r3, [r5, #0]
 8006e00:	b903      	cbnz	r3, 8006e04 <__sflush_r+0x78>
 8006e02:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e06:	602f      	str	r7, [r5, #0]
 8006e08:	b1b9      	cbz	r1, 8006e3a <__sflush_r+0xae>
 8006e0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e0e:	4299      	cmp	r1, r3
 8006e10:	d002      	beq.n	8006e18 <__sflush_r+0x8c>
 8006e12:	4628      	mov	r0, r5
 8006e14:	f7ff f9e0 	bl	80061d8 <_free_r>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e1c:	e00d      	b.n	8006e3a <__sflush_r+0xae>
 8006e1e:	2301      	movs	r3, #1
 8006e20:	4628      	mov	r0, r5
 8006e22:	47b0      	blx	r6
 8006e24:	4602      	mov	r2, r0
 8006e26:	1c50      	adds	r0, r2, #1
 8006e28:	d1c9      	bne.n	8006dbe <__sflush_r+0x32>
 8006e2a:	682b      	ldr	r3, [r5, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d0c6      	beq.n	8006dbe <__sflush_r+0x32>
 8006e30:	2b1d      	cmp	r3, #29
 8006e32:	d001      	beq.n	8006e38 <__sflush_r+0xac>
 8006e34:	2b16      	cmp	r3, #22
 8006e36:	d11e      	bne.n	8006e76 <__sflush_r+0xea>
 8006e38:	602f      	str	r7, [r5, #0]
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	e022      	b.n	8006e84 <__sflush_r+0xf8>
 8006e3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e42:	b21b      	sxth	r3, r3
 8006e44:	e01b      	b.n	8006e7e <__sflush_r+0xf2>
 8006e46:	690f      	ldr	r7, [r1, #16]
 8006e48:	2f00      	cmp	r7, #0
 8006e4a:	d0f6      	beq.n	8006e3a <__sflush_r+0xae>
 8006e4c:	0793      	lsls	r3, r2, #30
 8006e4e:	680e      	ldr	r6, [r1, #0]
 8006e50:	bf08      	it	eq
 8006e52:	694b      	ldreq	r3, [r1, #20]
 8006e54:	600f      	str	r7, [r1, #0]
 8006e56:	bf18      	it	ne
 8006e58:	2300      	movne	r3, #0
 8006e5a:	eba6 0807 	sub.w	r8, r6, r7
 8006e5e:	608b      	str	r3, [r1, #8]
 8006e60:	f1b8 0f00 	cmp.w	r8, #0
 8006e64:	dde9      	ble.n	8006e3a <__sflush_r+0xae>
 8006e66:	6a21      	ldr	r1, [r4, #32]
 8006e68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006e6a:	4643      	mov	r3, r8
 8006e6c:	463a      	mov	r2, r7
 8006e6e:	4628      	mov	r0, r5
 8006e70:	47b0      	blx	r6
 8006e72:	2800      	cmp	r0, #0
 8006e74:	dc08      	bgt.n	8006e88 <__sflush_r+0xfc>
 8006e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e7e:	81a3      	strh	r3, [r4, #12]
 8006e80:	f04f 30ff 	mov.w	r0, #4294967295
 8006e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e88:	4407      	add	r7, r0
 8006e8a:	eba8 0800 	sub.w	r8, r8, r0
 8006e8e:	e7e7      	b.n	8006e60 <__sflush_r+0xd4>
 8006e90:	dfbffffe 	.word	0xdfbffffe

08006e94 <_fflush_r>:
 8006e94:	b538      	push	{r3, r4, r5, lr}
 8006e96:	690b      	ldr	r3, [r1, #16]
 8006e98:	4605      	mov	r5, r0
 8006e9a:	460c      	mov	r4, r1
 8006e9c:	b913      	cbnz	r3, 8006ea4 <_fflush_r+0x10>
 8006e9e:	2500      	movs	r5, #0
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	bd38      	pop	{r3, r4, r5, pc}
 8006ea4:	b118      	cbz	r0, 8006eae <_fflush_r+0x1a>
 8006ea6:	6a03      	ldr	r3, [r0, #32]
 8006ea8:	b90b      	cbnz	r3, 8006eae <_fflush_r+0x1a>
 8006eaa:	f7fe fa2f 	bl	800530c <__sinit>
 8006eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d0f3      	beq.n	8006e9e <_fflush_r+0xa>
 8006eb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006eb8:	07d0      	lsls	r0, r2, #31
 8006eba:	d404      	bmi.n	8006ec6 <_fflush_r+0x32>
 8006ebc:	0599      	lsls	r1, r3, #22
 8006ebe:	d402      	bmi.n	8006ec6 <_fflush_r+0x32>
 8006ec0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ec2:	f7fe fb3a 	bl	800553a <__retarget_lock_acquire_recursive>
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	4621      	mov	r1, r4
 8006eca:	f7ff ff5f 	bl	8006d8c <__sflush_r>
 8006ece:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ed0:	07da      	lsls	r2, r3, #31
 8006ed2:	4605      	mov	r5, r0
 8006ed4:	d4e4      	bmi.n	8006ea0 <_fflush_r+0xc>
 8006ed6:	89a3      	ldrh	r3, [r4, #12]
 8006ed8:	059b      	lsls	r3, r3, #22
 8006eda:	d4e1      	bmi.n	8006ea0 <_fflush_r+0xc>
 8006edc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ede:	f7fe fb2d 	bl	800553c <__retarget_lock_release_recursive>
 8006ee2:	e7dd      	b.n	8006ea0 <_fflush_r+0xc>

08006ee4 <memmove>:
 8006ee4:	4288      	cmp	r0, r1
 8006ee6:	b510      	push	{r4, lr}
 8006ee8:	eb01 0402 	add.w	r4, r1, r2
 8006eec:	d902      	bls.n	8006ef4 <memmove+0x10>
 8006eee:	4284      	cmp	r4, r0
 8006ef0:	4623      	mov	r3, r4
 8006ef2:	d807      	bhi.n	8006f04 <memmove+0x20>
 8006ef4:	1e43      	subs	r3, r0, #1
 8006ef6:	42a1      	cmp	r1, r4
 8006ef8:	d008      	beq.n	8006f0c <memmove+0x28>
 8006efa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006efe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f02:	e7f8      	b.n	8006ef6 <memmove+0x12>
 8006f04:	4402      	add	r2, r0
 8006f06:	4601      	mov	r1, r0
 8006f08:	428a      	cmp	r2, r1
 8006f0a:	d100      	bne.n	8006f0e <memmove+0x2a>
 8006f0c:	bd10      	pop	{r4, pc}
 8006f0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f16:	e7f7      	b.n	8006f08 <memmove+0x24>

08006f18 <_sbrk_r>:
 8006f18:	b538      	push	{r3, r4, r5, lr}
 8006f1a:	4d06      	ldr	r5, [pc, #24]	@ (8006f34 <_sbrk_r+0x1c>)
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	4604      	mov	r4, r0
 8006f20:	4608      	mov	r0, r1
 8006f22:	602b      	str	r3, [r5, #0]
 8006f24:	f7fb f9a6 	bl	8002274 <_sbrk>
 8006f28:	1c43      	adds	r3, r0, #1
 8006f2a:	d102      	bne.n	8006f32 <_sbrk_r+0x1a>
 8006f2c:	682b      	ldr	r3, [r5, #0]
 8006f2e:	b103      	cbz	r3, 8006f32 <_sbrk_r+0x1a>
 8006f30:	6023      	str	r3, [r4, #0]
 8006f32:	bd38      	pop	{r3, r4, r5, pc}
 8006f34:	200008f8 	.word	0x200008f8

08006f38 <memcpy>:
 8006f38:	440a      	add	r2, r1
 8006f3a:	4291      	cmp	r1, r2
 8006f3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f40:	d100      	bne.n	8006f44 <memcpy+0xc>
 8006f42:	4770      	bx	lr
 8006f44:	b510      	push	{r4, lr}
 8006f46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f4e:	4291      	cmp	r1, r2
 8006f50:	d1f9      	bne.n	8006f46 <memcpy+0xe>
 8006f52:	bd10      	pop	{r4, pc}

08006f54 <__assert_func>:
 8006f54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f56:	4614      	mov	r4, r2
 8006f58:	461a      	mov	r2, r3
 8006f5a:	4b09      	ldr	r3, [pc, #36]	@ (8006f80 <__assert_func+0x2c>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4605      	mov	r5, r0
 8006f60:	68d8      	ldr	r0, [r3, #12]
 8006f62:	b954      	cbnz	r4, 8006f7a <__assert_func+0x26>
 8006f64:	4b07      	ldr	r3, [pc, #28]	@ (8006f84 <__assert_func+0x30>)
 8006f66:	461c      	mov	r4, r3
 8006f68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006f6c:	9100      	str	r1, [sp, #0]
 8006f6e:	462b      	mov	r3, r5
 8006f70:	4905      	ldr	r1, [pc, #20]	@ (8006f88 <__assert_func+0x34>)
 8006f72:	f000 f86f 	bl	8007054 <fiprintf>
 8006f76:	f000 f87f 	bl	8007078 <abort>
 8006f7a:	4b04      	ldr	r3, [pc, #16]	@ (8006f8c <__assert_func+0x38>)
 8006f7c:	e7f4      	b.n	8006f68 <__assert_func+0x14>
 8006f7e:	bf00      	nop
 8006f80:	20000028 	.word	0x20000028
 8006f84:	080095ce 	.word	0x080095ce
 8006f88:	080095a0 	.word	0x080095a0
 8006f8c:	08009593 	.word	0x08009593

08006f90 <_calloc_r>:
 8006f90:	b570      	push	{r4, r5, r6, lr}
 8006f92:	fba1 5402 	umull	r5, r4, r1, r2
 8006f96:	b93c      	cbnz	r4, 8006fa8 <_calloc_r+0x18>
 8006f98:	4629      	mov	r1, r5
 8006f9a:	f7ff f991 	bl	80062c0 <_malloc_r>
 8006f9e:	4606      	mov	r6, r0
 8006fa0:	b928      	cbnz	r0, 8006fae <_calloc_r+0x1e>
 8006fa2:	2600      	movs	r6, #0
 8006fa4:	4630      	mov	r0, r6
 8006fa6:	bd70      	pop	{r4, r5, r6, pc}
 8006fa8:	220c      	movs	r2, #12
 8006faa:	6002      	str	r2, [r0, #0]
 8006fac:	e7f9      	b.n	8006fa2 <_calloc_r+0x12>
 8006fae:	462a      	mov	r2, r5
 8006fb0:	4621      	mov	r1, r4
 8006fb2:	f7fe fa44 	bl	800543e <memset>
 8006fb6:	e7f5      	b.n	8006fa4 <_calloc_r+0x14>

08006fb8 <__ascii_mbtowc>:
 8006fb8:	b082      	sub	sp, #8
 8006fba:	b901      	cbnz	r1, 8006fbe <__ascii_mbtowc+0x6>
 8006fbc:	a901      	add	r1, sp, #4
 8006fbe:	b142      	cbz	r2, 8006fd2 <__ascii_mbtowc+0x1a>
 8006fc0:	b14b      	cbz	r3, 8006fd6 <__ascii_mbtowc+0x1e>
 8006fc2:	7813      	ldrb	r3, [r2, #0]
 8006fc4:	600b      	str	r3, [r1, #0]
 8006fc6:	7812      	ldrb	r2, [r2, #0]
 8006fc8:	1e10      	subs	r0, r2, #0
 8006fca:	bf18      	it	ne
 8006fcc:	2001      	movne	r0, #1
 8006fce:	b002      	add	sp, #8
 8006fd0:	4770      	bx	lr
 8006fd2:	4610      	mov	r0, r2
 8006fd4:	e7fb      	b.n	8006fce <__ascii_mbtowc+0x16>
 8006fd6:	f06f 0001 	mvn.w	r0, #1
 8006fda:	e7f8      	b.n	8006fce <__ascii_mbtowc+0x16>

08006fdc <_realloc_r>:
 8006fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fe0:	4680      	mov	r8, r0
 8006fe2:	4615      	mov	r5, r2
 8006fe4:	460c      	mov	r4, r1
 8006fe6:	b921      	cbnz	r1, 8006ff2 <_realloc_r+0x16>
 8006fe8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fec:	4611      	mov	r1, r2
 8006fee:	f7ff b967 	b.w	80062c0 <_malloc_r>
 8006ff2:	b92a      	cbnz	r2, 8007000 <_realloc_r+0x24>
 8006ff4:	f7ff f8f0 	bl	80061d8 <_free_r>
 8006ff8:	2400      	movs	r4, #0
 8006ffa:	4620      	mov	r0, r4
 8006ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007000:	f000 f841 	bl	8007086 <_malloc_usable_size_r>
 8007004:	4285      	cmp	r5, r0
 8007006:	4606      	mov	r6, r0
 8007008:	d802      	bhi.n	8007010 <_realloc_r+0x34>
 800700a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800700e:	d8f4      	bhi.n	8006ffa <_realloc_r+0x1e>
 8007010:	4629      	mov	r1, r5
 8007012:	4640      	mov	r0, r8
 8007014:	f7ff f954 	bl	80062c0 <_malloc_r>
 8007018:	4607      	mov	r7, r0
 800701a:	2800      	cmp	r0, #0
 800701c:	d0ec      	beq.n	8006ff8 <_realloc_r+0x1c>
 800701e:	42b5      	cmp	r5, r6
 8007020:	462a      	mov	r2, r5
 8007022:	4621      	mov	r1, r4
 8007024:	bf28      	it	cs
 8007026:	4632      	movcs	r2, r6
 8007028:	f7ff ff86 	bl	8006f38 <memcpy>
 800702c:	4621      	mov	r1, r4
 800702e:	4640      	mov	r0, r8
 8007030:	f7ff f8d2 	bl	80061d8 <_free_r>
 8007034:	463c      	mov	r4, r7
 8007036:	e7e0      	b.n	8006ffa <_realloc_r+0x1e>

08007038 <__ascii_wctomb>:
 8007038:	4603      	mov	r3, r0
 800703a:	4608      	mov	r0, r1
 800703c:	b141      	cbz	r1, 8007050 <__ascii_wctomb+0x18>
 800703e:	2aff      	cmp	r2, #255	@ 0xff
 8007040:	d904      	bls.n	800704c <__ascii_wctomb+0x14>
 8007042:	228a      	movs	r2, #138	@ 0x8a
 8007044:	601a      	str	r2, [r3, #0]
 8007046:	f04f 30ff 	mov.w	r0, #4294967295
 800704a:	4770      	bx	lr
 800704c:	700a      	strb	r2, [r1, #0]
 800704e:	2001      	movs	r0, #1
 8007050:	4770      	bx	lr
	...

08007054 <fiprintf>:
 8007054:	b40e      	push	{r1, r2, r3}
 8007056:	b503      	push	{r0, r1, lr}
 8007058:	4601      	mov	r1, r0
 800705a:	ab03      	add	r3, sp, #12
 800705c:	4805      	ldr	r0, [pc, #20]	@ (8007074 <fiprintf+0x20>)
 800705e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007062:	6800      	ldr	r0, [r0, #0]
 8007064:	9301      	str	r3, [sp, #4]
 8007066:	f000 f83f 	bl	80070e8 <_vfiprintf_r>
 800706a:	b002      	add	sp, #8
 800706c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007070:	b003      	add	sp, #12
 8007072:	4770      	bx	lr
 8007074:	20000028 	.word	0x20000028

08007078 <abort>:
 8007078:	b508      	push	{r3, lr}
 800707a:	2006      	movs	r0, #6
 800707c:	f000 fa08 	bl	8007490 <raise>
 8007080:	2001      	movs	r0, #1
 8007082:	f7fb f87f 	bl	8002184 <_exit>

08007086 <_malloc_usable_size_r>:
 8007086:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800708a:	1f18      	subs	r0, r3, #4
 800708c:	2b00      	cmp	r3, #0
 800708e:	bfbc      	itt	lt
 8007090:	580b      	ldrlt	r3, [r1, r0]
 8007092:	18c0      	addlt	r0, r0, r3
 8007094:	4770      	bx	lr

08007096 <__sfputc_r>:
 8007096:	6893      	ldr	r3, [r2, #8]
 8007098:	3b01      	subs	r3, #1
 800709a:	2b00      	cmp	r3, #0
 800709c:	b410      	push	{r4}
 800709e:	6093      	str	r3, [r2, #8]
 80070a0:	da08      	bge.n	80070b4 <__sfputc_r+0x1e>
 80070a2:	6994      	ldr	r4, [r2, #24]
 80070a4:	42a3      	cmp	r3, r4
 80070a6:	db01      	blt.n	80070ac <__sfputc_r+0x16>
 80070a8:	290a      	cmp	r1, #10
 80070aa:	d103      	bne.n	80070b4 <__sfputc_r+0x1e>
 80070ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070b0:	f000 b932 	b.w	8007318 <__swbuf_r>
 80070b4:	6813      	ldr	r3, [r2, #0]
 80070b6:	1c58      	adds	r0, r3, #1
 80070b8:	6010      	str	r0, [r2, #0]
 80070ba:	7019      	strb	r1, [r3, #0]
 80070bc:	4608      	mov	r0, r1
 80070be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070c2:	4770      	bx	lr

080070c4 <__sfputs_r>:
 80070c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070c6:	4606      	mov	r6, r0
 80070c8:	460f      	mov	r7, r1
 80070ca:	4614      	mov	r4, r2
 80070cc:	18d5      	adds	r5, r2, r3
 80070ce:	42ac      	cmp	r4, r5
 80070d0:	d101      	bne.n	80070d6 <__sfputs_r+0x12>
 80070d2:	2000      	movs	r0, #0
 80070d4:	e007      	b.n	80070e6 <__sfputs_r+0x22>
 80070d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070da:	463a      	mov	r2, r7
 80070dc:	4630      	mov	r0, r6
 80070de:	f7ff ffda 	bl	8007096 <__sfputc_r>
 80070e2:	1c43      	adds	r3, r0, #1
 80070e4:	d1f3      	bne.n	80070ce <__sfputs_r+0xa>
 80070e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080070e8 <_vfiprintf_r>:
 80070e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ec:	460d      	mov	r5, r1
 80070ee:	b09d      	sub	sp, #116	@ 0x74
 80070f0:	4614      	mov	r4, r2
 80070f2:	4698      	mov	r8, r3
 80070f4:	4606      	mov	r6, r0
 80070f6:	b118      	cbz	r0, 8007100 <_vfiprintf_r+0x18>
 80070f8:	6a03      	ldr	r3, [r0, #32]
 80070fa:	b90b      	cbnz	r3, 8007100 <_vfiprintf_r+0x18>
 80070fc:	f7fe f906 	bl	800530c <__sinit>
 8007100:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007102:	07d9      	lsls	r1, r3, #31
 8007104:	d405      	bmi.n	8007112 <_vfiprintf_r+0x2a>
 8007106:	89ab      	ldrh	r3, [r5, #12]
 8007108:	059a      	lsls	r2, r3, #22
 800710a:	d402      	bmi.n	8007112 <_vfiprintf_r+0x2a>
 800710c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800710e:	f7fe fa14 	bl	800553a <__retarget_lock_acquire_recursive>
 8007112:	89ab      	ldrh	r3, [r5, #12]
 8007114:	071b      	lsls	r3, r3, #28
 8007116:	d501      	bpl.n	800711c <_vfiprintf_r+0x34>
 8007118:	692b      	ldr	r3, [r5, #16]
 800711a:	b99b      	cbnz	r3, 8007144 <_vfiprintf_r+0x5c>
 800711c:	4629      	mov	r1, r5
 800711e:	4630      	mov	r0, r6
 8007120:	f000 f938 	bl	8007394 <__swsetup_r>
 8007124:	b170      	cbz	r0, 8007144 <_vfiprintf_r+0x5c>
 8007126:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007128:	07dc      	lsls	r4, r3, #31
 800712a:	d504      	bpl.n	8007136 <_vfiprintf_r+0x4e>
 800712c:	f04f 30ff 	mov.w	r0, #4294967295
 8007130:	b01d      	add	sp, #116	@ 0x74
 8007132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007136:	89ab      	ldrh	r3, [r5, #12]
 8007138:	0598      	lsls	r0, r3, #22
 800713a:	d4f7      	bmi.n	800712c <_vfiprintf_r+0x44>
 800713c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800713e:	f7fe f9fd 	bl	800553c <__retarget_lock_release_recursive>
 8007142:	e7f3      	b.n	800712c <_vfiprintf_r+0x44>
 8007144:	2300      	movs	r3, #0
 8007146:	9309      	str	r3, [sp, #36]	@ 0x24
 8007148:	2320      	movs	r3, #32
 800714a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800714e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007152:	2330      	movs	r3, #48	@ 0x30
 8007154:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007304 <_vfiprintf_r+0x21c>
 8007158:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800715c:	f04f 0901 	mov.w	r9, #1
 8007160:	4623      	mov	r3, r4
 8007162:	469a      	mov	sl, r3
 8007164:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007168:	b10a      	cbz	r2, 800716e <_vfiprintf_r+0x86>
 800716a:	2a25      	cmp	r2, #37	@ 0x25
 800716c:	d1f9      	bne.n	8007162 <_vfiprintf_r+0x7a>
 800716e:	ebba 0b04 	subs.w	fp, sl, r4
 8007172:	d00b      	beq.n	800718c <_vfiprintf_r+0xa4>
 8007174:	465b      	mov	r3, fp
 8007176:	4622      	mov	r2, r4
 8007178:	4629      	mov	r1, r5
 800717a:	4630      	mov	r0, r6
 800717c:	f7ff ffa2 	bl	80070c4 <__sfputs_r>
 8007180:	3001      	adds	r0, #1
 8007182:	f000 80a7 	beq.w	80072d4 <_vfiprintf_r+0x1ec>
 8007186:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007188:	445a      	add	r2, fp
 800718a:	9209      	str	r2, [sp, #36]	@ 0x24
 800718c:	f89a 3000 	ldrb.w	r3, [sl]
 8007190:	2b00      	cmp	r3, #0
 8007192:	f000 809f 	beq.w	80072d4 <_vfiprintf_r+0x1ec>
 8007196:	2300      	movs	r3, #0
 8007198:	f04f 32ff 	mov.w	r2, #4294967295
 800719c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071a0:	f10a 0a01 	add.w	sl, sl, #1
 80071a4:	9304      	str	r3, [sp, #16]
 80071a6:	9307      	str	r3, [sp, #28]
 80071a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80071ae:	4654      	mov	r4, sl
 80071b0:	2205      	movs	r2, #5
 80071b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071b6:	4853      	ldr	r0, [pc, #332]	@ (8007304 <_vfiprintf_r+0x21c>)
 80071b8:	f7f9 f812 	bl	80001e0 <memchr>
 80071bc:	9a04      	ldr	r2, [sp, #16]
 80071be:	b9d8      	cbnz	r0, 80071f8 <_vfiprintf_r+0x110>
 80071c0:	06d1      	lsls	r1, r2, #27
 80071c2:	bf44      	itt	mi
 80071c4:	2320      	movmi	r3, #32
 80071c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071ca:	0713      	lsls	r3, r2, #28
 80071cc:	bf44      	itt	mi
 80071ce:	232b      	movmi	r3, #43	@ 0x2b
 80071d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071d4:	f89a 3000 	ldrb.w	r3, [sl]
 80071d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80071da:	d015      	beq.n	8007208 <_vfiprintf_r+0x120>
 80071dc:	9a07      	ldr	r2, [sp, #28]
 80071de:	4654      	mov	r4, sl
 80071e0:	2000      	movs	r0, #0
 80071e2:	f04f 0c0a 	mov.w	ip, #10
 80071e6:	4621      	mov	r1, r4
 80071e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071ec:	3b30      	subs	r3, #48	@ 0x30
 80071ee:	2b09      	cmp	r3, #9
 80071f0:	d94b      	bls.n	800728a <_vfiprintf_r+0x1a2>
 80071f2:	b1b0      	cbz	r0, 8007222 <_vfiprintf_r+0x13a>
 80071f4:	9207      	str	r2, [sp, #28]
 80071f6:	e014      	b.n	8007222 <_vfiprintf_r+0x13a>
 80071f8:	eba0 0308 	sub.w	r3, r0, r8
 80071fc:	fa09 f303 	lsl.w	r3, r9, r3
 8007200:	4313      	orrs	r3, r2
 8007202:	9304      	str	r3, [sp, #16]
 8007204:	46a2      	mov	sl, r4
 8007206:	e7d2      	b.n	80071ae <_vfiprintf_r+0xc6>
 8007208:	9b03      	ldr	r3, [sp, #12]
 800720a:	1d19      	adds	r1, r3, #4
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	9103      	str	r1, [sp, #12]
 8007210:	2b00      	cmp	r3, #0
 8007212:	bfbb      	ittet	lt
 8007214:	425b      	neglt	r3, r3
 8007216:	f042 0202 	orrlt.w	r2, r2, #2
 800721a:	9307      	strge	r3, [sp, #28]
 800721c:	9307      	strlt	r3, [sp, #28]
 800721e:	bfb8      	it	lt
 8007220:	9204      	strlt	r2, [sp, #16]
 8007222:	7823      	ldrb	r3, [r4, #0]
 8007224:	2b2e      	cmp	r3, #46	@ 0x2e
 8007226:	d10a      	bne.n	800723e <_vfiprintf_r+0x156>
 8007228:	7863      	ldrb	r3, [r4, #1]
 800722a:	2b2a      	cmp	r3, #42	@ 0x2a
 800722c:	d132      	bne.n	8007294 <_vfiprintf_r+0x1ac>
 800722e:	9b03      	ldr	r3, [sp, #12]
 8007230:	1d1a      	adds	r2, r3, #4
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	9203      	str	r2, [sp, #12]
 8007236:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800723a:	3402      	adds	r4, #2
 800723c:	9305      	str	r3, [sp, #20]
 800723e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007314 <_vfiprintf_r+0x22c>
 8007242:	7821      	ldrb	r1, [r4, #0]
 8007244:	2203      	movs	r2, #3
 8007246:	4650      	mov	r0, sl
 8007248:	f7f8 ffca 	bl	80001e0 <memchr>
 800724c:	b138      	cbz	r0, 800725e <_vfiprintf_r+0x176>
 800724e:	9b04      	ldr	r3, [sp, #16]
 8007250:	eba0 000a 	sub.w	r0, r0, sl
 8007254:	2240      	movs	r2, #64	@ 0x40
 8007256:	4082      	lsls	r2, r0
 8007258:	4313      	orrs	r3, r2
 800725a:	3401      	adds	r4, #1
 800725c:	9304      	str	r3, [sp, #16]
 800725e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007262:	4829      	ldr	r0, [pc, #164]	@ (8007308 <_vfiprintf_r+0x220>)
 8007264:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007268:	2206      	movs	r2, #6
 800726a:	f7f8 ffb9 	bl	80001e0 <memchr>
 800726e:	2800      	cmp	r0, #0
 8007270:	d03f      	beq.n	80072f2 <_vfiprintf_r+0x20a>
 8007272:	4b26      	ldr	r3, [pc, #152]	@ (800730c <_vfiprintf_r+0x224>)
 8007274:	bb1b      	cbnz	r3, 80072be <_vfiprintf_r+0x1d6>
 8007276:	9b03      	ldr	r3, [sp, #12]
 8007278:	3307      	adds	r3, #7
 800727a:	f023 0307 	bic.w	r3, r3, #7
 800727e:	3308      	adds	r3, #8
 8007280:	9303      	str	r3, [sp, #12]
 8007282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007284:	443b      	add	r3, r7
 8007286:	9309      	str	r3, [sp, #36]	@ 0x24
 8007288:	e76a      	b.n	8007160 <_vfiprintf_r+0x78>
 800728a:	fb0c 3202 	mla	r2, ip, r2, r3
 800728e:	460c      	mov	r4, r1
 8007290:	2001      	movs	r0, #1
 8007292:	e7a8      	b.n	80071e6 <_vfiprintf_r+0xfe>
 8007294:	2300      	movs	r3, #0
 8007296:	3401      	adds	r4, #1
 8007298:	9305      	str	r3, [sp, #20]
 800729a:	4619      	mov	r1, r3
 800729c:	f04f 0c0a 	mov.w	ip, #10
 80072a0:	4620      	mov	r0, r4
 80072a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072a6:	3a30      	subs	r2, #48	@ 0x30
 80072a8:	2a09      	cmp	r2, #9
 80072aa:	d903      	bls.n	80072b4 <_vfiprintf_r+0x1cc>
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d0c6      	beq.n	800723e <_vfiprintf_r+0x156>
 80072b0:	9105      	str	r1, [sp, #20]
 80072b2:	e7c4      	b.n	800723e <_vfiprintf_r+0x156>
 80072b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80072b8:	4604      	mov	r4, r0
 80072ba:	2301      	movs	r3, #1
 80072bc:	e7f0      	b.n	80072a0 <_vfiprintf_r+0x1b8>
 80072be:	ab03      	add	r3, sp, #12
 80072c0:	9300      	str	r3, [sp, #0]
 80072c2:	462a      	mov	r2, r5
 80072c4:	4b12      	ldr	r3, [pc, #72]	@ (8007310 <_vfiprintf_r+0x228>)
 80072c6:	a904      	add	r1, sp, #16
 80072c8:	4630      	mov	r0, r6
 80072ca:	f7fd fbdb 	bl	8004a84 <_printf_float>
 80072ce:	4607      	mov	r7, r0
 80072d0:	1c78      	adds	r0, r7, #1
 80072d2:	d1d6      	bne.n	8007282 <_vfiprintf_r+0x19a>
 80072d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072d6:	07d9      	lsls	r1, r3, #31
 80072d8:	d405      	bmi.n	80072e6 <_vfiprintf_r+0x1fe>
 80072da:	89ab      	ldrh	r3, [r5, #12]
 80072dc:	059a      	lsls	r2, r3, #22
 80072de:	d402      	bmi.n	80072e6 <_vfiprintf_r+0x1fe>
 80072e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072e2:	f7fe f92b 	bl	800553c <__retarget_lock_release_recursive>
 80072e6:	89ab      	ldrh	r3, [r5, #12]
 80072e8:	065b      	lsls	r3, r3, #25
 80072ea:	f53f af1f 	bmi.w	800712c <_vfiprintf_r+0x44>
 80072ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072f0:	e71e      	b.n	8007130 <_vfiprintf_r+0x48>
 80072f2:	ab03      	add	r3, sp, #12
 80072f4:	9300      	str	r3, [sp, #0]
 80072f6:	462a      	mov	r2, r5
 80072f8:	4b05      	ldr	r3, [pc, #20]	@ (8007310 <_vfiprintf_r+0x228>)
 80072fa:	a904      	add	r1, sp, #16
 80072fc:	4630      	mov	r0, r6
 80072fe:	f7fd fe59 	bl	8004fb4 <_printf_i>
 8007302:	e7e4      	b.n	80072ce <_vfiprintf_r+0x1e6>
 8007304:	08009578 	.word	0x08009578
 8007308:	08009582 	.word	0x08009582
 800730c:	08004a85 	.word	0x08004a85
 8007310:	080070c5 	.word	0x080070c5
 8007314:	0800957e 	.word	0x0800957e

08007318 <__swbuf_r>:
 8007318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800731a:	460e      	mov	r6, r1
 800731c:	4614      	mov	r4, r2
 800731e:	4605      	mov	r5, r0
 8007320:	b118      	cbz	r0, 800732a <__swbuf_r+0x12>
 8007322:	6a03      	ldr	r3, [r0, #32]
 8007324:	b90b      	cbnz	r3, 800732a <__swbuf_r+0x12>
 8007326:	f7fd fff1 	bl	800530c <__sinit>
 800732a:	69a3      	ldr	r3, [r4, #24]
 800732c:	60a3      	str	r3, [r4, #8]
 800732e:	89a3      	ldrh	r3, [r4, #12]
 8007330:	071a      	lsls	r2, r3, #28
 8007332:	d501      	bpl.n	8007338 <__swbuf_r+0x20>
 8007334:	6923      	ldr	r3, [r4, #16]
 8007336:	b943      	cbnz	r3, 800734a <__swbuf_r+0x32>
 8007338:	4621      	mov	r1, r4
 800733a:	4628      	mov	r0, r5
 800733c:	f000 f82a 	bl	8007394 <__swsetup_r>
 8007340:	b118      	cbz	r0, 800734a <__swbuf_r+0x32>
 8007342:	f04f 37ff 	mov.w	r7, #4294967295
 8007346:	4638      	mov	r0, r7
 8007348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800734a:	6823      	ldr	r3, [r4, #0]
 800734c:	6922      	ldr	r2, [r4, #16]
 800734e:	1a98      	subs	r0, r3, r2
 8007350:	6963      	ldr	r3, [r4, #20]
 8007352:	b2f6      	uxtb	r6, r6
 8007354:	4283      	cmp	r3, r0
 8007356:	4637      	mov	r7, r6
 8007358:	dc05      	bgt.n	8007366 <__swbuf_r+0x4e>
 800735a:	4621      	mov	r1, r4
 800735c:	4628      	mov	r0, r5
 800735e:	f7ff fd99 	bl	8006e94 <_fflush_r>
 8007362:	2800      	cmp	r0, #0
 8007364:	d1ed      	bne.n	8007342 <__swbuf_r+0x2a>
 8007366:	68a3      	ldr	r3, [r4, #8]
 8007368:	3b01      	subs	r3, #1
 800736a:	60a3      	str	r3, [r4, #8]
 800736c:	6823      	ldr	r3, [r4, #0]
 800736e:	1c5a      	adds	r2, r3, #1
 8007370:	6022      	str	r2, [r4, #0]
 8007372:	701e      	strb	r6, [r3, #0]
 8007374:	6962      	ldr	r2, [r4, #20]
 8007376:	1c43      	adds	r3, r0, #1
 8007378:	429a      	cmp	r2, r3
 800737a:	d004      	beq.n	8007386 <__swbuf_r+0x6e>
 800737c:	89a3      	ldrh	r3, [r4, #12]
 800737e:	07db      	lsls	r3, r3, #31
 8007380:	d5e1      	bpl.n	8007346 <__swbuf_r+0x2e>
 8007382:	2e0a      	cmp	r6, #10
 8007384:	d1df      	bne.n	8007346 <__swbuf_r+0x2e>
 8007386:	4621      	mov	r1, r4
 8007388:	4628      	mov	r0, r5
 800738a:	f7ff fd83 	bl	8006e94 <_fflush_r>
 800738e:	2800      	cmp	r0, #0
 8007390:	d0d9      	beq.n	8007346 <__swbuf_r+0x2e>
 8007392:	e7d6      	b.n	8007342 <__swbuf_r+0x2a>

08007394 <__swsetup_r>:
 8007394:	b538      	push	{r3, r4, r5, lr}
 8007396:	4b29      	ldr	r3, [pc, #164]	@ (800743c <__swsetup_r+0xa8>)
 8007398:	4605      	mov	r5, r0
 800739a:	6818      	ldr	r0, [r3, #0]
 800739c:	460c      	mov	r4, r1
 800739e:	b118      	cbz	r0, 80073a8 <__swsetup_r+0x14>
 80073a0:	6a03      	ldr	r3, [r0, #32]
 80073a2:	b90b      	cbnz	r3, 80073a8 <__swsetup_r+0x14>
 80073a4:	f7fd ffb2 	bl	800530c <__sinit>
 80073a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073ac:	0719      	lsls	r1, r3, #28
 80073ae:	d422      	bmi.n	80073f6 <__swsetup_r+0x62>
 80073b0:	06da      	lsls	r2, r3, #27
 80073b2:	d407      	bmi.n	80073c4 <__swsetup_r+0x30>
 80073b4:	2209      	movs	r2, #9
 80073b6:	602a      	str	r2, [r5, #0]
 80073b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073bc:	81a3      	strh	r3, [r4, #12]
 80073be:	f04f 30ff 	mov.w	r0, #4294967295
 80073c2:	e033      	b.n	800742c <__swsetup_r+0x98>
 80073c4:	0758      	lsls	r0, r3, #29
 80073c6:	d512      	bpl.n	80073ee <__swsetup_r+0x5a>
 80073c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073ca:	b141      	cbz	r1, 80073de <__swsetup_r+0x4a>
 80073cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073d0:	4299      	cmp	r1, r3
 80073d2:	d002      	beq.n	80073da <__swsetup_r+0x46>
 80073d4:	4628      	mov	r0, r5
 80073d6:	f7fe feff 	bl	80061d8 <_free_r>
 80073da:	2300      	movs	r3, #0
 80073dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80073de:	89a3      	ldrh	r3, [r4, #12]
 80073e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80073e4:	81a3      	strh	r3, [r4, #12]
 80073e6:	2300      	movs	r3, #0
 80073e8:	6063      	str	r3, [r4, #4]
 80073ea:	6923      	ldr	r3, [r4, #16]
 80073ec:	6023      	str	r3, [r4, #0]
 80073ee:	89a3      	ldrh	r3, [r4, #12]
 80073f0:	f043 0308 	orr.w	r3, r3, #8
 80073f4:	81a3      	strh	r3, [r4, #12]
 80073f6:	6923      	ldr	r3, [r4, #16]
 80073f8:	b94b      	cbnz	r3, 800740e <__swsetup_r+0x7a>
 80073fa:	89a3      	ldrh	r3, [r4, #12]
 80073fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007404:	d003      	beq.n	800740e <__swsetup_r+0x7a>
 8007406:	4621      	mov	r1, r4
 8007408:	4628      	mov	r0, r5
 800740a:	f000 f883 	bl	8007514 <__smakebuf_r>
 800740e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007412:	f013 0201 	ands.w	r2, r3, #1
 8007416:	d00a      	beq.n	800742e <__swsetup_r+0x9a>
 8007418:	2200      	movs	r2, #0
 800741a:	60a2      	str	r2, [r4, #8]
 800741c:	6962      	ldr	r2, [r4, #20]
 800741e:	4252      	negs	r2, r2
 8007420:	61a2      	str	r2, [r4, #24]
 8007422:	6922      	ldr	r2, [r4, #16]
 8007424:	b942      	cbnz	r2, 8007438 <__swsetup_r+0xa4>
 8007426:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800742a:	d1c5      	bne.n	80073b8 <__swsetup_r+0x24>
 800742c:	bd38      	pop	{r3, r4, r5, pc}
 800742e:	0799      	lsls	r1, r3, #30
 8007430:	bf58      	it	pl
 8007432:	6962      	ldrpl	r2, [r4, #20]
 8007434:	60a2      	str	r2, [r4, #8]
 8007436:	e7f4      	b.n	8007422 <__swsetup_r+0x8e>
 8007438:	2000      	movs	r0, #0
 800743a:	e7f7      	b.n	800742c <__swsetup_r+0x98>
 800743c:	20000028 	.word	0x20000028

08007440 <_raise_r>:
 8007440:	291f      	cmp	r1, #31
 8007442:	b538      	push	{r3, r4, r5, lr}
 8007444:	4605      	mov	r5, r0
 8007446:	460c      	mov	r4, r1
 8007448:	d904      	bls.n	8007454 <_raise_r+0x14>
 800744a:	2316      	movs	r3, #22
 800744c:	6003      	str	r3, [r0, #0]
 800744e:	f04f 30ff 	mov.w	r0, #4294967295
 8007452:	bd38      	pop	{r3, r4, r5, pc}
 8007454:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007456:	b112      	cbz	r2, 800745e <_raise_r+0x1e>
 8007458:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800745c:	b94b      	cbnz	r3, 8007472 <_raise_r+0x32>
 800745e:	4628      	mov	r0, r5
 8007460:	f000 f830 	bl	80074c4 <_getpid_r>
 8007464:	4622      	mov	r2, r4
 8007466:	4601      	mov	r1, r0
 8007468:	4628      	mov	r0, r5
 800746a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800746e:	f000 b817 	b.w	80074a0 <_kill_r>
 8007472:	2b01      	cmp	r3, #1
 8007474:	d00a      	beq.n	800748c <_raise_r+0x4c>
 8007476:	1c59      	adds	r1, r3, #1
 8007478:	d103      	bne.n	8007482 <_raise_r+0x42>
 800747a:	2316      	movs	r3, #22
 800747c:	6003      	str	r3, [r0, #0]
 800747e:	2001      	movs	r0, #1
 8007480:	e7e7      	b.n	8007452 <_raise_r+0x12>
 8007482:	2100      	movs	r1, #0
 8007484:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007488:	4620      	mov	r0, r4
 800748a:	4798      	blx	r3
 800748c:	2000      	movs	r0, #0
 800748e:	e7e0      	b.n	8007452 <_raise_r+0x12>

08007490 <raise>:
 8007490:	4b02      	ldr	r3, [pc, #8]	@ (800749c <raise+0xc>)
 8007492:	4601      	mov	r1, r0
 8007494:	6818      	ldr	r0, [r3, #0]
 8007496:	f7ff bfd3 	b.w	8007440 <_raise_r>
 800749a:	bf00      	nop
 800749c:	20000028 	.word	0x20000028

080074a0 <_kill_r>:
 80074a0:	b538      	push	{r3, r4, r5, lr}
 80074a2:	4d07      	ldr	r5, [pc, #28]	@ (80074c0 <_kill_r+0x20>)
 80074a4:	2300      	movs	r3, #0
 80074a6:	4604      	mov	r4, r0
 80074a8:	4608      	mov	r0, r1
 80074aa:	4611      	mov	r1, r2
 80074ac:	602b      	str	r3, [r5, #0]
 80074ae:	f7fa fe59 	bl	8002164 <_kill>
 80074b2:	1c43      	adds	r3, r0, #1
 80074b4:	d102      	bne.n	80074bc <_kill_r+0x1c>
 80074b6:	682b      	ldr	r3, [r5, #0]
 80074b8:	b103      	cbz	r3, 80074bc <_kill_r+0x1c>
 80074ba:	6023      	str	r3, [r4, #0]
 80074bc:	bd38      	pop	{r3, r4, r5, pc}
 80074be:	bf00      	nop
 80074c0:	200008f8 	.word	0x200008f8

080074c4 <_getpid_r>:
 80074c4:	f7fa be46 	b.w	8002154 <_getpid>

080074c8 <__swhatbuf_r>:
 80074c8:	b570      	push	{r4, r5, r6, lr}
 80074ca:	460c      	mov	r4, r1
 80074cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074d0:	2900      	cmp	r1, #0
 80074d2:	b096      	sub	sp, #88	@ 0x58
 80074d4:	4615      	mov	r5, r2
 80074d6:	461e      	mov	r6, r3
 80074d8:	da0d      	bge.n	80074f6 <__swhatbuf_r+0x2e>
 80074da:	89a3      	ldrh	r3, [r4, #12]
 80074dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80074e0:	f04f 0100 	mov.w	r1, #0
 80074e4:	bf14      	ite	ne
 80074e6:	2340      	movne	r3, #64	@ 0x40
 80074e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80074ec:	2000      	movs	r0, #0
 80074ee:	6031      	str	r1, [r6, #0]
 80074f0:	602b      	str	r3, [r5, #0]
 80074f2:	b016      	add	sp, #88	@ 0x58
 80074f4:	bd70      	pop	{r4, r5, r6, pc}
 80074f6:	466a      	mov	r2, sp
 80074f8:	f000 f848 	bl	800758c <_fstat_r>
 80074fc:	2800      	cmp	r0, #0
 80074fe:	dbec      	blt.n	80074da <__swhatbuf_r+0x12>
 8007500:	9901      	ldr	r1, [sp, #4]
 8007502:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007506:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800750a:	4259      	negs	r1, r3
 800750c:	4159      	adcs	r1, r3
 800750e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007512:	e7eb      	b.n	80074ec <__swhatbuf_r+0x24>

08007514 <__smakebuf_r>:
 8007514:	898b      	ldrh	r3, [r1, #12]
 8007516:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007518:	079d      	lsls	r5, r3, #30
 800751a:	4606      	mov	r6, r0
 800751c:	460c      	mov	r4, r1
 800751e:	d507      	bpl.n	8007530 <__smakebuf_r+0x1c>
 8007520:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007524:	6023      	str	r3, [r4, #0]
 8007526:	6123      	str	r3, [r4, #16]
 8007528:	2301      	movs	r3, #1
 800752a:	6163      	str	r3, [r4, #20]
 800752c:	b003      	add	sp, #12
 800752e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007530:	ab01      	add	r3, sp, #4
 8007532:	466a      	mov	r2, sp
 8007534:	f7ff ffc8 	bl	80074c8 <__swhatbuf_r>
 8007538:	9f00      	ldr	r7, [sp, #0]
 800753a:	4605      	mov	r5, r0
 800753c:	4639      	mov	r1, r7
 800753e:	4630      	mov	r0, r6
 8007540:	f7fe febe 	bl	80062c0 <_malloc_r>
 8007544:	b948      	cbnz	r0, 800755a <__smakebuf_r+0x46>
 8007546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800754a:	059a      	lsls	r2, r3, #22
 800754c:	d4ee      	bmi.n	800752c <__smakebuf_r+0x18>
 800754e:	f023 0303 	bic.w	r3, r3, #3
 8007552:	f043 0302 	orr.w	r3, r3, #2
 8007556:	81a3      	strh	r3, [r4, #12]
 8007558:	e7e2      	b.n	8007520 <__smakebuf_r+0xc>
 800755a:	89a3      	ldrh	r3, [r4, #12]
 800755c:	6020      	str	r0, [r4, #0]
 800755e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007562:	81a3      	strh	r3, [r4, #12]
 8007564:	9b01      	ldr	r3, [sp, #4]
 8007566:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800756a:	b15b      	cbz	r3, 8007584 <__smakebuf_r+0x70>
 800756c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007570:	4630      	mov	r0, r6
 8007572:	f000 f81d 	bl	80075b0 <_isatty_r>
 8007576:	b128      	cbz	r0, 8007584 <__smakebuf_r+0x70>
 8007578:	89a3      	ldrh	r3, [r4, #12]
 800757a:	f023 0303 	bic.w	r3, r3, #3
 800757e:	f043 0301 	orr.w	r3, r3, #1
 8007582:	81a3      	strh	r3, [r4, #12]
 8007584:	89a3      	ldrh	r3, [r4, #12]
 8007586:	431d      	orrs	r5, r3
 8007588:	81a5      	strh	r5, [r4, #12]
 800758a:	e7cf      	b.n	800752c <__smakebuf_r+0x18>

0800758c <_fstat_r>:
 800758c:	b538      	push	{r3, r4, r5, lr}
 800758e:	4d07      	ldr	r5, [pc, #28]	@ (80075ac <_fstat_r+0x20>)
 8007590:	2300      	movs	r3, #0
 8007592:	4604      	mov	r4, r0
 8007594:	4608      	mov	r0, r1
 8007596:	4611      	mov	r1, r2
 8007598:	602b      	str	r3, [r5, #0]
 800759a:	f7fa fe43 	bl	8002224 <_fstat>
 800759e:	1c43      	adds	r3, r0, #1
 80075a0:	d102      	bne.n	80075a8 <_fstat_r+0x1c>
 80075a2:	682b      	ldr	r3, [r5, #0]
 80075a4:	b103      	cbz	r3, 80075a8 <_fstat_r+0x1c>
 80075a6:	6023      	str	r3, [r4, #0]
 80075a8:	bd38      	pop	{r3, r4, r5, pc}
 80075aa:	bf00      	nop
 80075ac:	200008f8 	.word	0x200008f8

080075b0 <_isatty_r>:
 80075b0:	b538      	push	{r3, r4, r5, lr}
 80075b2:	4d06      	ldr	r5, [pc, #24]	@ (80075cc <_isatty_r+0x1c>)
 80075b4:	2300      	movs	r3, #0
 80075b6:	4604      	mov	r4, r0
 80075b8:	4608      	mov	r0, r1
 80075ba:	602b      	str	r3, [r5, #0]
 80075bc:	f7fa fe42 	bl	8002244 <_isatty>
 80075c0:	1c43      	adds	r3, r0, #1
 80075c2:	d102      	bne.n	80075ca <_isatty_r+0x1a>
 80075c4:	682b      	ldr	r3, [r5, #0]
 80075c6:	b103      	cbz	r3, 80075ca <_isatty_r+0x1a>
 80075c8:	6023      	str	r3, [r4, #0]
 80075ca:	bd38      	pop	{r3, r4, r5, pc}
 80075cc:	200008f8 	.word	0x200008f8

080075d0 <pow>:
 80075d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075d2:	ed2d 8b02 	vpush	{d8}
 80075d6:	eeb0 8a40 	vmov.f32	s16, s0
 80075da:	eef0 8a60 	vmov.f32	s17, s1
 80075de:	ec55 4b11 	vmov	r4, r5, d1
 80075e2:	f000 f871 	bl	80076c8 <__ieee754_pow>
 80075e6:	4622      	mov	r2, r4
 80075e8:	462b      	mov	r3, r5
 80075ea:	4620      	mov	r0, r4
 80075ec:	4629      	mov	r1, r5
 80075ee:	ec57 6b10 	vmov	r6, r7, d0
 80075f2:	f7f9 faa3 	bl	8000b3c <__aeabi_dcmpun>
 80075f6:	2800      	cmp	r0, #0
 80075f8:	d13b      	bne.n	8007672 <pow+0xa2>
 80075fa:	ec51 0b18 	vmov	r0, r1, d8
 80075fe:	2200      	movs	r2, #0
 8007600:	2300      	movs	r3, #0
 8007602:	f7f9 fa69 	bl	8000ad8 <__aeabi_dcmpeq>
 8007606:	b1b8      	cbz	r0, 8007638 <pow+0x68>
 8007608:	2200      	movs	r2, #0
 800760a:	2300      	movs	r3, #0
 800760c:	4620      	mov	r0, r4
 800760e:	4629      	mov	r1, r5
 8007610:	f7f9 fa62 	bl	8000ad8 <__aeabi_dcmpeq>
 8007614:	2800      	cmp	r0, #0
 8007616:	d146      	bne.n	80076a6 <pow+0xd6>
 8007618:	ec45 4b10 	vmov	d0, r4, r5
 800761c:	f000 f848 	bl	80076b0 <finite>
 8007620:	b338      	cbz	r0, 8007672 <pow+0xa2>
 8007622:	2200      	movs	r2, #0
 8007624:	2300      	movs	r3, #0
 8007626:	4620      	mov	r0, r4
 8007628:	4629      	mov	r1, r5
 800762a:	f7f9 fa5f 	bl	8000aec <__aeabi_dcmplt>
 800762e:	b300      	cbz	r0, 8007672 <pow+0xa2>
 8007630:	f7fd ff58 	bl	80054e4 <__errno>
 8007634:	2322      	movs	r3, #34	@ 0x22
 8007636:	e01b      	b.n	8007670 <pow+0xa0>
 8007638:	ec47 6b10 	vmov	d0, r6, r7
 800763c:	f000 f838 	bl	80076b0 <finite>
 8007640:	b9e0      	cbnz	r0, 800767c <pow+0xac>
 8007642:	eeb0 0a48 	vmov.f32	s0, s16
 8007646:	eef0 0a68 	vmov.f32	s1, s17
 800764a:	f000 f831 	bl	80076b0 <finite>
 800764e:	b1a8      	cbz	r0, 800767c <pow+0xac>
 8007650:	ec45 4b10 	vmov	d0, r4, r5
 8007654:	f000 f82c 	bl	80076b0 <finite>
 8007658:	b180      	cbz	r0, 800767c <pow+0xac>
 800765a:	4632      	mov	r2, r6
 800765c:	463b      	mov	r3, r7
 800765e:	4630      	mov	r0, r6
 8007660:	4639      	mov	r1, r7
 8007662:	f7f9 fa6b 	bl	8000b3c <__aeabi_dcmpun>
 8007666:	2800      	cmp	r0, #0
 8007668:	d0e2      	beq.n	8007630 <pow+0x60>
 800766a:	f7fd ff3b 	bl	80054e4 <__errno>
 800766e:	2321      	movs	r3, #33	@ 0x21
 8007670:	6003      	str	r3, [r0, #0]
 8007672:	ecbd 8b02 	vpop	{d8}
 8007676:	ec47 6b10 	vmov	d0, r6, r7
 800767a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800767c:	2200      	movs	r2, #0
 800767e:	2300      	movs	r3, #0
 8007680:	4630      	mov	r0, r6
 8007682:	4639      	mov	r1, r7
 8007684:	f7f9 fa28 	bl	8000ad8 <__aeabi_dcmpeq>
 8007688:	2800      	cmp	r0, #0
 800768a:	d0f2      	beq.n	8007672 <pow+0xa2>
 800768c:	eeb0 0a48 	vmov.f32	s0, s16
 8007690:	eef0 0a68 	vmov.f32	s1, s17
 8007694:	f000 f80c 	bl	80076b0 <finite>
 8007698:	2800      	cmp	r0, #0
 800769a:	d0ea      	beq.n	8007672 <pow+0xa2>
 800769c:	ec45 4b10 	vmov	d0, r4, r5
 80076a0:	f000 f806 	bl	80076b0 <finite>
 80076a4:	e7c3      	b.n	800762e <pow+0x5e>
 80076a6:	4f01      	ldr	r7, [pc, #4]	@ (80076ac <pow+0xdc>)
 80076a8:	2600      	movs	r6, #0
 80076aa:	e7e2      	b.n	8007672 <pow+0xa2>
 80076ac:	3ff00000 	.word	0x3ff00000

080076b0 <finite>:
 80076b0:	b082      	sub	sp, #8
 80076b2:	ed8d 0b00 	vstr	d0, [sp]
 80076b6:	9801      	ldr	r0, [sp, #4]
 80076b8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80076bc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80076c0:	0fc0      	lsrs	r0, r0, #31
 80076c2:	b002      	add	sp, #8
 80076c4:	4770      	bx	lr
	...

080076c8 <__ieee754_pow>:
 80076c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076cc:	b091      	sub	sp, #68	@ 0x44
 80076ce:	ed8d 1b00 	vstr	d1, [sp]
 80076d2:	e9dd 1900 	ldrd	r1, r9, [sp]
 80076d6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80076da:	ea5a 0001 	orrs.w	r0, sl, r1
 80076de:	ec57 6b10 	vmov	r6, r7, d0
 80076e2:	d113      	bne.n	800770c <__ieee754_pow+0x44>
 80076e4:	19b3      	adds	r3, r6, r6
 80076e6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80076ea:	4152      	adcs	r2, r2
 80076ec:	4298      	cmp	r0, r3
 80076ee:	4b98      	ldr	r3, [pc, #608]	@ (8007950 <__ieee754_pow+0x288>)
 80076f0:	4193      	sbcs	r3, r2
 80076f2:	f080 84ea 	bcs.w	80080ca <__ieee754_pow+0xa02>
 80076f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076fa:	4630      	mov	r0, r6
 80076fc:	4639      	mov	r1, r7
 80076fe:	f7f8 fdcd 	bl	800029c <__adddf3>
 8007702:	ec41 0b10 	vmov	d0, r0, r1
 8007706:	b011      	add	sp, #68	@ 0x44
 8007708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800770c:	4a91      	ldr	r2, [pc, #580]	@ (8007954 <__ieee754_pow+0x28c>)
 800770e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007712:	4590      	cmp	r8, r2
 8007714:	463d      	mov	r5, r7
 8007716:	4633      	mov	r3, r6
 8007718:	d806      	bhi.n	8007728 <__ieee754_pow+0x60>
 800771a:	d101      	bne.n	8007720 <__ieee754_pow+0x58>
 800771c:	2e00      	cmp	r6, #0
 800771e:	d1ea      	bne.n	80076f6 <__ieee754_pow+0x2e>
 8007720:	4592      	cmp	sl, r2
 8007722:	d801      	bhi.n	8007728 <__ieee754_pow+0x60>
 8007724:	d10e      	bne.n	8007744 <__ieee754_pow+0x7c>
 8007726:	b169      	cbz	r1, 8007744 <__ieee754_pow+0x7c>
 8007728:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800772c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8007730:	431d      	orrs	r5, r3
 8007732:	d1e0      	bne.n	80076f6 <__ieee754_pow+0x2e>
 8007734:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007738:	18db      	adds	r3, r3, r3
 800773a:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800773e:	4152      	adcs	r2, r2
 8007740:	429d      	cmp	r5, r3
 8007742:	e7d4      	b.n	80076ee <__ieee754_pow+0x26>
 8007744:	2d00      	cmp	r5, #0
 8007746:	46c3      	mov	fp, r8
 8007748:	da3a      	bge.n	80077c0 <__ieee754_pow+0xf8>
 800774a:	4a83      	ldr	r2, [pc, #524]	@ (8007958 <__ieee754_pow+0x290>)
 800774c:	4592      	cmp	sl, r2
 800774e:	d84d      	bhi.n	80077ec <__ieee754_pow+0x124>
 8007750:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8007754:	4592      	cmp	sl, r2
 8007756:	f240 84c7 	bls.w	80080e8 <__ieee754_pow+0xa20>
 800775a:	ea4f 522a 	mov.w	r2, sl, asr #20
 800775e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8007762:	2a14      	cmp	r2, #20
 8007764:	dd0f      	ble.n	8007786 <__ieee754_pow+0xbe>
 8007766:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800776a:	fa21 f402 	lsr.w	r4, r1, r2
 800776e:	fa04 f202 	lsl.w	r2, r4, r2
 8007772:	428a      	cmp	r2, r1
 8007774:	f040 84b8 	bne.w	80080e8 <__ieee754_pow+0xa20>
 8007778:	f004 0401 	and.w	r4, r4, #1
 800777c:	f1c4 0402 	rsb	r4, r4, #2
 8007780:	2900      	cmp	r1, #0
 8007782:	d158      	bne.n	8007836 <__ieee754_pow+0x16e>
 8007784:	e00e      	b.n	80077a4 <__ieee754_pow+0xdc>
 8007786:	2900      	cmp	r1, #0
 8007788:	d154      	bne.n	8007834 <__ieee754_pow+0x16c>
 800778a:	f1c2 0214 	rsb	r2, r2, #20
 800778e:	fa4a f402 	asr.w	r4, sl, r2
 8007792:	fa04 f202 	lsl.w	r2, r4, r2
 8007796:	4552      	cmp	r2, sl
 8007798:	f040 84a3 	bne.w	80080e2 <__ieee754_pow+0xa1a>
 800779c:	f004 0401 	and.w	r4, r4, #1
 80077a0:	f1c4 0402 	rsb	r4, r4, #2
 80077a4:	4a6d      	ldr	r2, [pc, #436]	@ (800795c <__ieee754_pow+0x294>)
 80077a6:	4592      	cmp	sl, r2
 80077a8:	d12e      	bne.n	8007808 <__ieee754_pow+0x140>
 80077aa:	f1b9 0f00 	cmp.w	r9, #0
 80077ae:	f280 8494 	bge.w	80080da <__ieee754_pow+0xa12>
 80077b2:	496a      	ldr	r1, [pc, #424]	@ (800795c <__ieee754_pow+0x294>)
 80077b4:	4632      	mov	r2, r6
 80077b6:	463b      	mov	r3, r7
 80077b8:	2000      	movs	r0, #0
 80077ba:	f7f9 f84f 	bl	800085c <__aeabi_ddiv>
 80077be:	e7a0      	b.n	8007702 <__ieee754_pow+0x3a>
 80077c0:	2400      	movs	r4, #0
 80077c2:	bbc1      	cbnz	r1, 8007836 <__ieee754_pow+0x16e>
 80077c4:	4a63      	ldr	r2, [pc, #396]	@ (8007954 <__ieee754_pow+0x28c>)
 80077c6:	4592      	cmp	sl, r2
 80077c8:	d1ec      	bne.n	80077a4 <__ieee754_pow+0xdc>
 80077ca:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 80077ce:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80077d2:	431a      	orrs	r2, r3
 80077d4:	f000 8479 	beq.w	80080ca <__ieee754_pow+0xa02>
 80077d8:	4b61      	ldr	r3, [pc, #388]	@ (8007960 <__ieee754_pow+0x298>)
 80077da:	4598      	cmp	r8, r3
 80077dc:	d908      	bls.n	80077f0 <__ieee754_pow+0x128>
 80077de:	f1b9 0f00 	cmp.w	r9, #0
 80077e2:	f2c0 8476 	blt.w	80080d2 <__ieee754_pow+0xa0a>
 80077e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80077ea:	e78a      	b.n	8007702 <__ieee754_pow+0x3a>
 80077ec:	2402      	movs	r4, #2
 80077ee:	e7e8      	b.n	80077c2 <__ieee754_pow+0xfa>
 80077f0:	f1b9 0f00 	cmp.w	r9, #0
 80077f4:	f04f 0000 	mov.w	r0, #0
 80077f8:	f04f 0100 	mov.w	r1, #0
 80077fc:	da81      	bge.n	8007702 <__ieee754_pow+0x3a>
 80077fe:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007802:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007806:	e77c      	b.n	8007702 <__ieee754_pow+0x3a>
 8007808:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800780c:	d106      	bne.n	800781c <__ieee754_pow+0x154>
 800780e:	4632      	mov	r2, r6
 8007810:	463b      	mov	r3, r7
 8007812:	4630      	mov	r0, r6
 8007814:	4639      	mov	r1, r7
 8007816:	f7f8 fef7 	bl	8000608 <__aeabi_dmul>
 800781a:	e772      	b.n	8007702 <__ieee754_pow+0x3a>
 800781c:	4a51      	ldr	r2, [pc, #324]	@ (8007964 <__ieee754_pow+0x29c>)
 800781e:	4591      	cmp	r9, r2
 8007820:	d109      	bne.n	8007836 <__ieee754_pow+0x16e>
 8007822:	2d00      	cmp	r5, #0
 8007824:	db07      	blt.n	8007836 <__ieee754_pow+0x16e>
 8007826:	ec47 6b10 	vmov	d0, r6, r7
 800782a:	b011      	add	sp, #68	@ 0x44
 800782c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007830:	f000 bd52 	b.w	80082d8 <__ieee754_sqrt>
 8007834:	2400      	movs	r4, #0
 8007836:	ec47 6b10 	vmov	d0, r6, r7
 800783a:	9302      	str	r3, [sp, #8]
 800783c:	f000 fc88 	bl	8008150 <fabs>
 8007840:	9b02      	ldr	r3, [sp, #8]
 8007842:	ec51 0b10 	vmov	r0, r1, d0
 8007846:	bb53      	cbnz	r3, 800789e <__ieee754_pow+0x1d6>
 8007848:	4b44      	ldr	r3, [pc, #272]	@ (800795c <__ieee754_pow+0x294>)
 800784a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800784e:	429a      	cmp	r2, r3
 8007850:	d002      	beq.n	8007858 <__ieee754_pow+0x190>
 8007852:	f1b8 0f00 	cmp.w	r8, #0
 8007856:	d122      	bne.n	800789e <__ieee754_pow+0x1d6>
 8007858:	f1b9 0f00 	cmp.w	r9, #0
 800785c:	da05      	bge.n	800786a <__ieee754_pow+0x1a2>
 800785e:	4602      	mov	r2, r0
 8007860:	460b      	mov	r3, r1
 8007862:	2000      	movs	r0, #0
 8007864:	493d      	ldr	r1, [pc, #244]	@ (800795c <__ieee754_pow+0x294>)
 8007866:	f7f8 fff9 	bl	800085c <__aeabi_ddiv>
 800786a:	2d00      	cmp	r5, #0
 800786c:	f6bf af49 	bge.w	8007702 <__ieee754_pow+0x3a>
 8007870:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8007874:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8007878:	ea58 0804 	orrs.w	r8, r8, r4
 800787c:	d108      	bne.n	8007890 <__ieee754_pow+0x1c8>
 800787e:	4602      	mov	r2, r0
 8007880:	460b      	mov	r3, r1
 8007882:	4610      	mov	r0, r2
 8007884:	4619      	mov	r1, r3
 8007886:	f7f8 fd07 	bl	8000298 <__aeabi_dsub>
 800788a:	4602      	mov	r2, r0
 800788c:	460b      	mov	r3, r1
 800788e:	e794      	b.n	80077ba <__ieee754_pow+0xf2>
 8007890:	2c01      	cmp	r4, #1
 8007892:	f47f af36 	bne.w	8007702 <__ieee754_pow+0x3a>
 8007896:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800789a:	4619      	mov	r1, r3
 800789c:	e731      	b.n	8007702 <__ieee754_pow+0x3a>
 800789e:	0feb      	lsrs	r3, r5, #31
 80078a0:	3b01      	subs	r3, #1
 80078a2:	ea53 0204 	orrs.w	r2, r3, r4
 80078a6:	d102      	bne.n	80078ae <__ieee754_pow+0x1e6>
 80078a8:	4632      	mov	r2, r6
 80078aa:	463b      	mov	r3, r7
 80078ac:	e7e9      	b.n	8007882 <__ieee754_pow+0x1ba>
 80078ae:	3c01      	subs	r4, #1
 80078b0:	431c      	orrs	r4, r3
 80078b2:	d016      	beq.n	80078e2 <__ieee754_pow+0x21a>
 80078b4:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8007940 <__ieee754_pow+0x278>
 80078b8:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80078bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80078c0:	f240 8112 	bls.w	8007ae8 <__ieee754_pow+0x420>
 80078c4:	4b28      	ldr	r3, [pc, #160]	@ (8007968 <__ieee754_pow+0x2a0>)
 80078c6:	459a      	cmp	sl, r3
 80078c8:	4b25      	ldr	r3, [pc, #148]	@ (8007960 <__ieee754_pow+0x298>)
 80078ca:	d916      	bls.n	80078fa <__ieee754_pow+0x232>
 80078cc:	4598      	cmp	r8, r3
 80078ce:	d80b      	bhi.n	80078e8 <__ieee754_pow+0x220>
 80078d0:	f1b9 0f00 	cmp.w	r9, #0
 80078d4:	da0b      	bge.n	80078ee <__ieee754_pow+0x226>
 80078d6:	2000      	movs	r0, #0
 80078d8:	b011      	add	sp, #68	@ 0x44
 80078da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078de:	f000 bcf3 	b.w	80082c8 <__math_oflow>
 80078e2:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8007948 <__ieee754_pow+0x280>
 80078e6:	e7e7      	b.n	80078b8 <__ieee754_pow+0x1f0>
 80078e8:	f1b9 0f00 	cmp.w	r9, #0
 80078ec:	dcf3      	bgt.n	80078d6 <__ieee754_pow+0x20e>
 80078ee:	2000      	movs	r0, #0
 80078f0:	b011      	add	sp, #68	@ 0x44
 80078f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078f6:	f000 bcdf 	b.w	80082b8 <__math_uflow>
 80078fa:	4598      	cmp	r8, r3
 80078fc:	d20c      	bcs.n	8007918 <__ieee754_pow+0x250>
 80078fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007902:	2200      	movs	r2, #0
 8007904:	2300      	movs	r3, #0
 8007906:	f7f9 f8f1 	bl	8000aec <__aeabi_dcmplt>
 800790a:	3800      	subs	r0, #0
 800790c:	bf18      	it	ne
 800790e:	2001      	movne	r0, #1
 8007910:	f1b9 0f00 	cmp.w	r9, #0
 8007914:	daec      	bge.n	80078f0 <__ieee754_pow+0x228>
 8007916:	e7df      	b.n	80078d8 <__ieee754_pow+0x210>
 8007918:	4b10      	ldr	r3, [pc, #64]	@ (800795c <__ieee754_pow+0x294>)
 800791a:	4598      	cmp	r8, r3
 800791c:	f04f 0200 	mov.w	r2, #0
 8007920:	d924      	bls.n	800796c <__ieee754_pow+0x2a4>
 8007922:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007926:	2300      	movs	r3, #0
 8007928:	f7f9 f8e0 	bl	8000aec <__aeabi_dcmplt>
 800792c:	3800      	subs	r0, #0
 800792e:	bf18      	it	ne
 8007930:	2001      	movne	r0, #1
 8007932:	f1b9 0f00 	cmp.w	r9, #0
 8007936:	dccf      	bgt.n	80078d8 <__ieee754_pow+0x210>
 8007938:	e7da      	b.n	80078f0 <__ieee754_pow+0x228>
 800793a:	bf00      	nop
 800793c:	f3af 8000 	nop.w
 8007940:	00000000 	.word	0x00000000
 8007944:	3ff00000 	.word	0x3ff00000
 8007948:	00000000 	.word	0x00000000
 800794c:	bff00000 	.word	0xbff00000
 8007950:	fff00000 	.word	0xfff00000
 8007954:	7ff00000 	.word	0x7ff00000
 8007958:	433fffff 	.word	0x433fffff
 800795c:	3ff00000 	.word	0x3ff00000
 8007960:	3fefffff 	.word	0x3fefffff
 8007964:	3fe00000 	.word	0x3fe00000
 8007968:	43f00000 	.word	0x43f00000
 800796c:	4b5a      	ldr	r3, [pc, #360]	@ (8007ad8 <__ieee754_pow+0x410>)
 800796e:	f7f8 fc93 	bl	8000298 <__aeabi_dsub>
 8007972:	a351      	add	r3, pc, #324	@ (adr r3, 8007ab8 <__ieee754_pow+0x3f0>)
 8007974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007978:	4604      	mov	r4, r0
 800797a:	460d      	mov	r5, r1
 800797c:	f7f8 fe44 	bl	8000608 <__aeabi_dmul>
 8007980:	a34f      	add	r3, pc, #316	@ (adr r3, 8007ac0 <__ieee754_pow+0x3f8>)
 8007982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007986:	4606      	mov	r6, r0
 8007988:	460f      	mov	r7, r1
 800798a:	4620      	mov	r0, r4
 800798c:	4629      	mov	r1, r5
 800798e:	f7f8 fe3b 	bl	8000608 <__aeabi_dmul>
 8007992:	4b52      	ldr	r3, [pc, #328]	@ (8007adc <__ieee754_pow+0x414>)
 8007994:	4682      	mov	sl, r0
 8007996:	468b      	mov	fp, r1
 8007998:	2200      	movs	r2, #0
 800799a:	4620      	mov	r0, r4
 800799c:	4629      	mov	r1, r5
 800799e:	f7f8 fe33 	bl	8000608 <__aeabi_dmul>
 80079a2:	4602      	mov	r2, r0
 80079a4:	460b      	mov	r3, r1
 80079a6:	a148      	add	r1, pc, #288	@ (adr r1, 8007ac8 <__ieee754_pow+0x400>)
 80079a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079ac:	f7f8 fc74 	bl	8000298 <__aeabi_dsub>
 80079b0:	4622      	mov	r2, r4
 80079b2:	462b      	mov	r3, r5
 80079b4:	f7f8 fe28 	bl	8000608 <__aeabi_dmul>
 80079b8:	4602      	mov	r2, r0
 80079ba:	460b      	mov	r3, r1
 80079bc:	2000      	movs	r0, #0
 80079be:	4948      	ldr	r1, [pc, #288]	@ (8007ae0 <__ieee754_pow+0x418>)
 80079c0:	f7f8 fc6a 	bl	8000298 <__aeabi_dsub>
 80079c4:	4622      	mov	r2, r4
 80079c6:	4680      	mov	r8, r0
 80079c8:	4689      	mov	r9, r1
 80079ca:	462b      	mov	r3, r5
 80079cc:	4620      	mov	r0, r4
 80079ce:	4629      	mov	r1, r5
 80079d0:	f7f8 fe1a 	bl	8000608 <__aeabi_dmul>
 80079d4:	4602      	mov	r2, r0
 80079d6:	460b      	mov	r3, r1
 80079d8:	4640      	mov	r0, r8
 80079da:	4649      	mov	r1, r9
 80079dc:	f7f8 fe14 	bl	8000608 <__aeabi_dmul>
 80079e0:	a33b      	add	r3, pc, #236	@ (adr r3, 8007ad0 <__ieee754_pow+0x408>)
 80079e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e6:	f7f8 fe0f 	bl	8000608 <__aeabi_dmul>
 80079ea:	4602      	mov	r2, r0
 80079ec:	460b      	mov	r3, r1
 80079ee:	4650      	mov	r0, sl
 80079f0:	4659      	mov	r1, fp
 80079f2:	f7f8 fc51 	bl	8000298 <__aeabi_dsub>
 80079f6:	4602      	mov	r2, r0
 80079f8:	460b      	mov	r3, r1
 80079fa:	4680      	mov	r8, r0
 80079fc:	4689      	mov	r9, r1
 80079fe:	4630      	mov	r0, r6
 8007a00:	4639      	mov	r1, r7
 8007a02:	f7f8 fc4b 	bl	800029c <__adddf3>
 8007a06:	2400      	movs	r4, #0
 8007a08:	4632      	mov	r2, r6
 8007a0a:	463b      	mov	r3, r7
 8007a0c:	4620      	mov	r0, r4
 8007a0e:	460d      	mov	r5, r1
 8007a10:	f7f8 fc42 	bl	8000298 <__aeabi_dsub>
 8007a14:	4602      	mov	r2, r0
 8007a16:	460b      	mov	r3, r1
 8007a18:	4640      	mov	r0, r8
 8007a1a:	4649      	mov	r1, r9
 8007a1c:	f7f8 fc3c 	bl	8000298 <__aeabi_dsub>
 8007a20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a24:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a28:	2300      	movs	r3, #0
 8007a2a:	9304      	str	r3, [sp, #16]
 8007a2c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007a30:	4606      	mov	r6, r0
 8007a32:	460f      	mov	r7, r1
 8007a34:	4652      	mov	r2, sl
 8007a36:	465b      	mov	r3, fp
 8007a38:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a3c:	f7f8 fc2c 	bl	8000298 <__aeabi_dsub>
 8007a40:	4622      	mov	r2, r4
 8007a42:	462b      	mov	r3, r5
 8007a44:	f7f8 fde0 	bl	8000608 <__aeabi_dmul>
 8007a48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a4c:	4680      	mov	r8, r0
 8007a4e:	4689      	mov	r9, r1
 8007a50:	4630      	mov	r0, r6
 8007a52:	4639      	mov	r1, r7
 8007a54:	f7f8 fdd8 	bl	8000608 <__aeabi_dmul>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	460b      	mov	r3, r1
 8007a5c:	4640      	mov	r0, r8
 8007a5e:	4649      	mov	r1, r9
 8007a60:	f7f8 fc1c 	bl	800029c <__adddf3>
 8007a64:	4652      	mov	r2, sl
 8007a66:	465b      	mov	r3, fp
 8007a68:	4606      	mov	r6, r0
 8007a6a:	460f      	mov	r7, r1
 8007a6c:	4620      	mov	r0, r4
 8007a6e:	4629      	mov	r1, r5
 8007a70:	f7f8 fdca 	bl	8000608 <__aeabi_dmul>
 8007a74:	460b      	mov	r3, r1
 8007a76:	4602      	mov	r2, r0
 8007a78:	4680      	mov	r8, r0
 8007a7a:	4689      	mov	r9, r1
 8007a7c:	4630      	mov	r0, r6
 8007a7e:	4639      	mov	r1, r7
 8007a80:	f7f8 fc0c 	bl	800029c <__adddf3>
 8007a84:	4b17      	ldr	r3, [pc, #92]	@ (8007ae4 <__ieee754_pow+0x41c>)
 8007a86:	4299      	cmp	r1, r3
 8007a88:	4604      	mov	r4, r0
 8007a8a:	460d      	mov	r5, r1
 8007a8c:	468a      	mov	sl, r1
 8007a8e:	468b      	mov	fp, r1
 8007a90:	f340 82ef 	ble.w	8008072 <__ieee754_pow+0x9aa>
 8007a94:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8007a98:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8007a9c:	4303      	orrs	r3, r0
 8007a9e:	f000 81e8 	beq.w	8007e72 <__ieee754_pow+0x7aa>
 8007aa2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	f7f9 f81f 	bl	8000aec <__aeabi_dcmplt>
 8007aae:	3800      	subs	r0, #0
 8007ab0:	bf18      	it	ne
 8007ab2:	2001      	movne	r0, #1
 8007ab4:	e710      	b.n	80078d8 <__ieee754_pow+0x210>
 8007ab6:	bf00      	nop
 8007ab8:	60000000 	.word	0x60000000
 8007abc:	3ff71547 	.word	0x3ff71547
 8007ac0:	f85ddf44 	.word	0xf85ddf44
 8007ac4:	3e54ae0b 	.word	0x3e54ae0b
 8007ac8:	55555555 	.word	0x55555555
 8007acc:	3fd55555 	.word	0x3fd55555
 8007ad0:	652b82fe 	.word	0x652b82fe
 8007ad4:	3ff71547 	.word	0x3ff71547
 8007ad8:	3ff00000 	.word	0x3ff00000
 8007adc:	3fd00000 	.word	0x3fd00000
 8007ae0:	3fe00000 	.word	0x3fe00000
 8007ae4:	408fffff 	.word	0x408fffff
 8007ae8:	4bd5      	ldr	r3, [pc, #852]	@ (8007e40 <__ieee754_pow+0x778>)
 8007aea:	402b      	ands	r3, r5
 8007aec:	2200      	movs	r2, #0
 8007aee:	b92b      	cbnz	r3, 8007afc <__ieee754_pow+0x434>
 8007af0:	4bd4      	ldr	r3, [pc, #848]	@ (8007e44 <__ieee754_pow+0x77c>)
 8007af2:	f7f8 fd89 	bl	8000608 <__aeabi_dmul>
 8007af6:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8007afa:	468b      	mov	fp, r1
 8007afc:	ea4f 532b 	mov.w	r3, fp, asr #20
 8007b00:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007b04:	4413      	add	r3, r2
 8007b06:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b08:	4bcf      	ldr	r3, [pc, #828]	@ (8007e48 <__ieee754_pow+0x780>)
 8007b0a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8007b0e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8007b12:	459b      	cmp	fp, r3
 8007b14:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007b18:	dd08      	ble.n	8007b2c <__ieee754_pow+0x464>
 8007b1a:	4bcc      	ldr	r3, [pc, #816]	@ (8007e4c <__ieee754_pow+0x784>)
 8007b1c:	459b      	cmp	fp, r3
 8007b1e:	f340 81a5 	ble.w	8007e6c <__ieee754_pow+0x7a4>
 8007b22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b24:	3301      	adds	r3, #1
 8007b26:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b28:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8007b2c:	f04f 0a00 	mov.w	sl, #0
 8007b30:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8007b34:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b36:	4bc6      	ldr	r3, [pc, #792]	@ (8007e50 <__ieee754_pow+0x788>)
 8007b38:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007b3c:	ed93 7b00 	vldr	d7, [r3]
 8007b40:	4629      	mov	r1, r5
 8007b42:	ec53 2b17 	vmov	r2, r3, d7
 8007b46:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007b4a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007b4e:	f7f8 fba3 	bl	8000298 <__aeabi_dsub>
 8007b52:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007b56:	4606      	mov	r6, r0
 8007b58:	460f      	mov	r7, r1
 8007b5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b5e:	f7f8 fb9d 	bl	800029c <__adddf3>
 8007b62:	4602      	mov	r2, r0
 8007b64:	460b      	mov	r3, r1
 8007b66:	2000      	movs	r0, #0
 8007b68:	49ba      	ldr	r1, [pc, #744]	@ (8007e54 <__ieee754_pow+0x78c>)
 8007b6a:	f7f8 fe77 	bl	800085c <__aeabi_ddiv>
 8007b6e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8007b72:	4602      	mov	r2, r0
 8007b74:	460b      	mov	r3, r1
 8007b76:	4630      	mov	r0, r6
 8007b78:	4639      	mov	r1, r7
 8007b7a:	f7f8 fd45 	bl	8000608 <__aeabi_dmul>
 8007b7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b82:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8007b86:	106d      	asrs	r5, r5, #1
 8007b88:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8007b8c:	f04f 0b00 	mov.w	fp, #0
 8007b90:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8007b94:	4661      	mov	r1, ip
 8007b96:	2200      	movs	r2, #0
 8007b98:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8007b9c:	4658      	mov	r0, fp
 8007b9e:	46e1      	mov	r9, ip
 8007ba0:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8007ba4:	4614      	mov	r4, r2
 8007ba6:	461d      	mov	r5, r3
 8007ba8:	f7f8 fd2e 	bl	8000608 <__aeabi_dmul>
 8007bac:	4602      	mov	r2, r0
 8007bae:	460b      	mov	r3, r1
 8007bb0:	4630      	mov	r0, r6
 8007bb2:	4639      	mov	r1, r7
 8007bb4:	f7f8 fb70 	bl	8000298 <__aeabi_dsub>
 8007bb8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007bbc:	4606      	mov	r6, r0
 8007bbe:	460f      	mov	r7, r1
 8007bc0:	4620      	mov	r0, r4
 8007bc2:	4629      	mov	r1, r5
 8007bc4:	f7f8 fb68 	bl	8000298 <__aeabi_dsub>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	460b      	mov	r3, r1
 8007bcc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007bd0:	f7f8 fb62 	bl	8000298 <__aeabi_dsub>
 8007bd4:	465a      	mov	r2, fp
 8007bd6:	464b      	mov	r3, r9
 8007bd8:	f7f8 fd16 	bl	8000608 <__aeabi_dmul>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	460b      	mov	r3, r1
 8007be0:	4630      	mov	r0, r6
 8007be2:	4639      	mov	r1, r7
 8007be4:	f7f8 fb58 	bl	8000298 <__aeabi_dsub>
 8007be8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007bec:	f7f8 fd0c 	bl	8000608 <__aeabi_dmul>
 8007bf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bf4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007bf8:	4610      	mov	r0, r2
 8007bfa:	4619      	mov	r1, r3
 8007bfc:	f7f8 fd04 	bl	8000608 <__aeabi_dmul>
 8007c00:	a37d      	add	r3, pc, #500	@ (adr r3, 8007df8 <__ieee754_pow+0x730>)
 8007c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c06:	4604      	mov	r4, r0
 8007c08:	460d      	mov	r5, r1
 8007c0a:	f7f8 fcfd 	bl	8000608 <__aeabi_dmul>
 8007c0e:	a37c      	add	r3, pc, #496	@ (adr r3, 8007e00 <__ieee754_pow+0x738>)
 8007c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c14:	f7f8 fb42 	bl	800029c <__adddf3>
 8007c18:	4622      	mov	r2, r4
 8007c1a:	462b      	mov	r3, r5
 8007c1c:	f7f8 fcf4 	bl	8000608 <__aeabi_dmul>
 8007c20:	a379      	add	r3, pc, #484	@ (adr r3, 8007e08 <__ieee754_pow+0x740>)
 8007c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c26:	f7f8 fb39 	bl	800029c <__adddf3>
 8007c2a:	4622      	mov	r2, r4
 8007c2c:	462b      	mov	r3, r5
 8007c2e:	f7f8 fceb 	bl	8000608 <__aeabi_dmul>
 8007c32:	a377      	add	r3, pc, #476	@ (adr r3, 8007e10 <__ieee754_pow+0x748>)
 8007c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c38:	f7f8 fb30 	bl	800029c <__adddf3>
 8007c3c:	4622      	mov	r2, r4
 8007c3e:	462b      	mov	r3, r5
 8007c40:	f7f8 fce2 	bl	8000608 <__aeabi_dmul>
 8007c44:	a374      	add	r3, pc, #464	@ (adr r3, 8007e18 <__ieee754_pow+0x750>)
 8007c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c4a:	f7f8 fb27 	bl	800029c <__adddf3>
 8007c4e:	4622      	mov	r2, r4
 8007c50:	462b      	mov	r3, r5
 8007c52:	f7f8 fcd9 	bl	8000608 <__aeabi_dmul>
 8007c56:	a372      	add	r3, pc, #456	@ (adr r3, 8007e20 <__ieee754_pow+0x758>)
 8007c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5c:	f7f8 fb1e 	bl	800029c <__adddf3>
 8007c60:	4622      	mov	r2, r4
 8007c62:	4606      	mov	r6, r0
 8007c64:	460f      	mov	r7, r1
 8007c66:	462b      	mov	r3, r5
 8007c68:	4620      	mov	r0, r4
 8007c6a:	4629      	mov	r1, r5
 8007c6c:	f7f8 fccc 	bl	8000608 <__aeabi_dmul>
 8007c70:	4602      	mov	r2, r0
 8007c72:	460b      	mov	r3, r1
 8007c74:	4630      	mov	r0, r6
 8007c76:	4639      	mov	r1, r7
 8007c78:	f7f8 fcc6 	bl	8000608 <__aeabi_dmul>
 8007c7c:	465a      	mov	r2, fp
 8007c7e:	4604      	mov	r4, r0
 8007c80:	460d      	mov	r5, r1
 8007c82:	464b      	mov	r3, r9
 8007c84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c88:	f7f8 fb08 	bl	800029c <__adddf3>
 8007c8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c90:	f7f8 fcba 	bl	8000608 <__aeabi_dmul>
 8007c94:	4622      	mov	r2, r4
 8007c96:	462b      	mov	r3, r5
 8007c98:	f7f8 fb00 	bl	800029c <__adddf3>
 8007c9c:	465a      	mov	r2, fp
 8007c9e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007ca2:	464b      	mov	r3, r9
 8007ca4:	4658      	mov	r0, fp
 8007ca6:	4649      	mov	r1, r9
 8007ca8:	f7f8 fcae 	bl	8000608 <__aeabi_dmul>
 8007cac:	4b6a      	ldr	r3, [pc, #424]	@ (8007e58 <__ieee754_pow+0x790>)
 8007cae:	2200      	movs	r2, #0
 8007cb0:	4606      	mov	r6, r0
 8007cb2:	460f      	mov	r7, r1
 8007cb4:	f7f8 faf2 	bl	800029c <__adddf3>
 8007cb8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007cbc:	f7f8 faee 	bl	800029c <__adddf3>
 8007cc0:	46d8      	mov	r8, fp
 8007cc2:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8007cc6:	460d      	mov	r5, r1
 8007cc8:	465a      	mov	r2, fp
 8007cca:	460b      	mov	r3, r1
 8007ccc:	4640      	mov	r0, r8
 8007cce:	4649      	mov	r1, r9
 8007cd0:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8007cd4:	f7f8 fc98 	bl	8000608 <__aeabi_dmul>
 8007cd8:	465c      	mov	r4, fp
 8007cda:	4680      	mov	r8, r0
 8007cdc:	4689      	mov	r9, r1
 8007cde:	4b5e      	ldr	r3, [pc, #376]	@ (8007e58 <__ieee754_pow+0x790>)
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	4620      	mov	r0, r4
 8007ce4:	4629      	mov	r1, r5
 8007ce6:	f7f8 fad7 	bl	8000298 <__aeabi_dsub>
 8007cea:	4632      	mov	r2, r6
 8007cec:	463b      	mov	r3, r7
 8007cee:	f7f8 fad3 	bl	8000298 <__aeabi_dsub>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007cfa:	f7f8 facd 	bl	8000298 <__aeabi_dsub>
 8007cfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d02:	f7f8 fc81 	bl	8000608 <__aeabi_dmul>
 8007d06:	4622      	mov	r2, r4
 8007d08:	4606      	mov	r6, r0
 8007d0a:	460f      	mov	r7, r1
 8007d0c:	462b      	mov	r3, r5
 8007d0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d12:	f7f8 fc79 	bl	8000608 <__aeabi_dmul>
 8007d16:	4602      	mov	r2, r0
 8007d18:	460b      	mov	r3, r1
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	4639      	mov	r1, r7
 8007d1e:	f7f8 fabd 	bl	800029c <__adddf3>
 8007d22:	4606      	mov	r6, r0
 8007d24:	460f      	mov	r7, r1
 8007d26:	4602      	mov	r2, r0
 8007d28:	460b      	mov	r3, r1
 8007d2a:	4640      	mov	r0, r8
 8007d2c:	4649      	mov	r1, r9
 8007d2e:	f7f8 fab5 	bl	800029c <__adddf3>
 8007d32:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8007d36:	a33c      	add	r3, pc, #240	@ (adr r3, 8007e28 <__ieee754_pow+0x760>)
 8007d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d3c:	4658      	mov	r0, fp
 8007d3e:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8007d42:	460d      	mov	r5, r1
 8007d44:	f7f8 fc60 	bl	8000608 <__aeabi_dmul>
 8007d48:	465c      	mov	r4, fp
 8007d4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d4e:	4642      	mov	r2, r8
 8007d50:	464b      	mov	r3, r9
 8007d52:	4620      	mov	r0, r4
 8007d54:	4629      	mov	r1, r5
 8007d56:	f7f8 fa9f 	bl	8000298 <__aeabi_dsub>
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	460b      	mov	r3, r1
 8007d5e:	4630      	mov	r0, r6
 8007d60:	4639      	mov	r1, r7
 8007d62:	f7f8 fa99 	bl	8000298 <__aeabi_dsub>
 8007d66:	a332      	add	r3, pc, #200	@ (adr r3, 8007e30 <__ieee754_pow+0x768>)
 8007d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6c:	f7f8 fc4c 	bl	8000608 <__aeabi_dmul>
 8007d70:	a331      	add	r3, pc, #196	@ (adr r3, 8007e38 <__ieee754_pow+0x770>)
 8007d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d76:	4606      	mov	r6, r0
 8007d78:	460f      	mov	r7, r1
 8007d7a:	4620      	mov	r0, r4
 8007d7c:	4629      	mov	r1, r5
 8007d7e:	f7f8 fc43 	bl	8000608 <__aeabi_dmul>
 8007d82:	4602      	mov	r2, r0
 8007d84:	460b      	mov	r3, r1
 8007d86:	4630      	mov	r0, r6
 8007d88:	4639      	mov	r1, r7
 8007d8a:	f7f8 fa87 	bl	800029c <__adddf3>
 8007d8e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007d90:	4b32      	ldr	r3, [pc, #200]	@ (8007e5c <__ieee754_pow+0x794>)
 8007d92:	4413      	add	r3, r2
 8007d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d98:	f7f8 fa80 	bl	800029c <__adddf3>
 8007d9c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007da0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007da2:	f7f8 fbc7 	bl	8000534 <__aeabi_i2d>
 8007da6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007da8:	4b2d      	ldr	r3, [pc, #180]	@ (8007e60 <__ieee754_pow+0x798>)
 8007daa:	4413      	add	r3, r2
 8007dac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007db0:	4606      	mov	r6, r0
 8007db2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007db6:	460f      	mov	r7, r1
 8007db8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dbc:	f7f8 fa6e 	bl	800029c <__adddf3>
 8007dc0:	4642      	mov	r2, r8
 8007dc2:	464b      	mov	r3, r9
 8007dc4:	f7f8 fa6a 	bl	800029c <__adddf3>
 8007dc8:	4632      	mov	r2, r6
 8007dca:	463b      	mov	r3, r7
 8007dcc:	f7f8 fa66 	bl	800029c <__adddf3>
 8007dd0:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8007dd4:	4632      	mov	r2, r6
 8007dd6:	463b      	mov	r3, r7
 8007dd8:	4658      	mov	r0, fp
 8007dda:	460d      	mov	r5, r1
 8007ddc:	f7f8 fa5c 	bl	8000298 <__aeabi_dsub>
 8007de0:	4642      	mov	r2, r8
 8007de2:	464b      	mov	r3, r9
 8007de4:	f7f8 fa58 	bl	8000298 <__aeabi_dsub>
 8007de8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007dec:	f7f8 fa54 	bl	8000298 <__aeabi_dsub>
 8007df0:	465c      	mov	r4, fp
 8007df2:	4602      	mov	r2, r0
 8007df4:	e036      	b.n	8007e64 <__ieee754_pow+0x79c>
 8007df6:	bf00      	nop
 8007df8:	4a454eef 	.word	0x4a454eef
 8007dfc:	3fca7e28 	.word	0x3fca7e28
 8007e00:	93c9db65 	.word	0x93c9db65
 8007e04:	3fcd864a 	.word	0x3fcd864a
 8007e08:	a91d4101 	.word	0xa91d4101
 8007e0c:	3fd17460 	.word	0x3fd17460
 8007e10:	518f264d 	.word	0x518f264d
 8007e14:	3fd55555 	.word	0x3fd55555
 8007e18:	db6fabff 	.word	0xdb6fabff
 8007e1c:	3fdb6db6 	.word	0x3fdb6db6
 8007e20:	33333303 	.word	0x33333303
 8007e24:	3fe33333 	.word	0x3fe33333
 8007e28:	e0000000 	.word	0xe0000000
 8007e2c:	3feec709 	.word	0x3feec709
 8007e30:	dc3a03fd 	.word	0xdc3a03fd
 8007e34:	3feec709 	.word	0x3feec709
 8007e38:	145b01f5 	.word	0x145b01f5
 8007e3c:	be3e2fe0 	.word	0xbe3e2fe0
 8007e40:	7ff00000 	.word	0x7ff00000
 8007e44:	43400000 	.word	0x43400000
 8007e48:	0003988e 	.word	0x0003988e
 8007e4c:	000bb679 	.word	0x000bb679
 8007e50:	080095f0 	.word	0x080095f0
 8007e54:	3ff00000 	.word	0x3ff00000
 8007e58:	40080000 	.word	0x40080000
 8007e5c:	080095d0 	.word	0x080095d0
 8007e60:	080095e0 	.word	0x080095e0
 8007e64:	460b      	mov	r3, r1
 8007e66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e6a:	e5d7      	b.n	8007a1c <__ieee754_pow+0x354>
 8007e6c:	f04f 0a01 	mov.w	sl, #1
 8007e70:	e65e      	b.n	8007b30 <__ieee754_pow+0x468>
 8007e72:	a3b4      	add	r3, pc, #720	@ (adr r3, 8008144 <__ieee754_pow+0xa7c>)
 8007e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e78:	4630      	mov	r0, r6
 8007e7a:	4639      	mov	r1, r7
 8007e7c:	f7f8 fa0e 	bl	800029c <__adddf3>
 8007e80:	4642      	mov	r2, r8
 8007e82:	e9cd 0100 	strd	r0, r1, [sp]
 8007e86:	464b      	mov	r3, r9
 8007e88:	4620      	mov	r0, r4
 8007e8a:	4629      	mov	r1, r5
 8007e8c:	f7f8 fa04 	bl	8000298 <__aeabi_dsub>
 8007e90:	4602      	mov	r2, r0
 8007e92:	460b      	mov	r3, r1
 8007e94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e98:	f7f8 fe46 	bl	8000b28 <__aeabi_dcmpgt>
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	f47f ae00 	bne.w	8007aa2 <__ieee754_pow+0x3da>
 8007ea2:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8007ea6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007eaa:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8007eae:	fa43 fa0a 	asr.w	sl, r3, sl
 8007eb2:	44da      	add	sl, fp
 8007eb4:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8007eb8:	489d      	ldr	r0, [pc, #628]	@ (8008130 <__ieee754_pow+0xa68>)
 8007eba:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8007ebe:	4108      	asrs	r0, r1
 8007ec0:	ea00 030a 	and.w	r3, r0, sl
 8007ec4:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8007ec8:	f1c1 0114 	rsb	r1, r1, #20
 8007ecc:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8007ed0:	fa4a fa01 	asr.w	sl, sl, r1
 8007ed4:	f1bb 0f00 	cmp.w	fp, #0
 8007ed8:	4640      	mov	r0, r8
 8007eda:	4649      	mov	r1, r9
 8007edc:	f04f 0200 	mov.w	r2, #0
 8007ee0:	bfb8      	it	lt
 8007ee2:	f1ca 0a00 	rsblt	sl, sl, #0
 8007ee6:	f7f8 f9d7 	bl	8000298 <__aeabi_dsub>
 8007eea:	4680      	mov	r8, r0
 8007eec:	4689      	mov	r9, r1
 8007eee:	4632      	mov	r2, r6
 8007ef0:	463b      	mov	r3, r7
 8007ef2:	4640      	mov	r0, r8
 8007ef4:	4649      	mov	r1, r9
 8007ef6:	f7f8 f9d1 	bl	800029c <__adddf3>
 8007efa:	2400      	movs	r4, #0
 8007efc:	a37c      	add	r3, pc, #496	@ (adr r3, 80080f0 <__ieee754_pow+0xa28>)
 8007efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f02:	4620      	mov	r0, r4
 8007f04:	460d      	mov	r5, r1
 8007f06:	f7f8 fb7f 	bl	8000608 <__aeabi_dmul>
 8007f0a:	4642      	mov	r2, r8
 8007f0c:	e9cd 0100 	strd	r0, r1, [sp]
 8007f10:	464b      	mov	r3, r9
 8007f12:	4620      	mov	r0, r4
 8007f14:	4629      	mov	r1, r5
 8007f16:	f7f8 f9bf 	bl	8000298 <__aeabi_dsub>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	4630      	mov	r0, r6
 8007f20:	4639      	mov	r1, r7
 8007f22:	f7f8 f9b9 	bl	8000298 <__aeabi_dsub>
 8007f26:	a374      	add	r3, pc, #464	@ (adr r3, 80080f8 <__ieee754_pow+0xa30>)
 8007f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2c:	f7f8 fb6c 	bl	8000608 <__aeabi_dmul>
 8007f30:	a373      	add	r3, pc, #460	@ (adr r3, 8008100 <__ieee754_pow+0xa38>)
 8007f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f36:	4680      	mov	r8, r0
 8007f38:	4689      	mov	r9, r1
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	4629      	mov	r1, r5
 8007f3e:	f7f8 fb63 	bl	8000608 <__aeabi_dmul>
 8007f42:	4602      	mov	r2, r0
 8007f44:	460b      	mov	r3, r1
 8007f46:	4640      	mov	r0, r8
 8007f48:	4649      	mov	r1, r9
 8007f4a:	f7f8 f9a7 	bl	800029c <__adddf3>
 8007f4e:	4604      	mov	r4, r0
 8007f50:	460d      	mov	r5, r1
 8007f52:	4602      	mov	r2, r0
 8007f54:	460b      	mov	r3, r1
 8007f56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f5a:	f7f8 f99f 	bl	800029c <__adddf3>
 8007f5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f62:	4680      	mov	r8, r0
 8007f64:	4689      	mov	r9, r1
 8007f66:	f7f8 f997 	bl	8000298 <__aeabi_dsub>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	460b      	mov	r3, r1
 8007f6e:	4620      	mov	r0, r4
 8007f70:	4629      	mov	r1, r5
 8007f72:	f7f8 f991 	bl	8000298 <__aeabi_dsub>
 8007f76:	4642      	mov	r2, r8
 8007f78:	4606      	mov	r6, r0
 8007f7a:	460f      	mov	r7, r1
 8007f7c:	464b      	mov	r3, r9
 8007f7e:	4640      	mov	r0, r8
 8007f80:	4649      	mov	r1, r9
 8007f82:	f7f8 fb41 	bl	8000608 <__aeabi_dmul>
 8007f86:	a360      	add	r3, pc, #384	@ (adr r3, 8008108 <__ieee754_pow+0xa40>)
 8007f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8c:	4604      	mov	r4, r0
 8007f8e:	460d      	mov	r5, r1
 8007f90:	f7f8 fb3a 	bl	8000608 <__aeabi_dmul>
 8007f94:	a35e      	add	r3, pc, #376	@ (adr r3, 8008110 <__ieee754_pow+0xa48>)
 8007f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9a:	f7f8 f97d 	bl	8000298 <__aeabi_dsub>
 8007f9e:	4622      	mov	r2, r4
 8007fa0:	462b      	mov	r3, r5
 8007fa2:	f7f8 fb31 	bl	8000608 <__aeabi_dmul>
 8007fa6:	a35c      	add	r3, pc, #368	@ (adr r3, 8008118 <__ieee754_pow+0xa50>)
 8007fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fac:	f7f8 f976 	bl	800029c <__adddf3>
 8007fb0:	4622      	mov	r2, r4
 8007fb2:	462b      	mov	r3, r5
 8007fb4:	f7f8 fb28 	bl	8000608 <__aeabi_dmul>
 8007fb8:	a359      	add	r3, pc, #356	@ (adr r3, 8008120 <__ieee754_pow+0xa58>)
 8007fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fbe:	f7f8 f96b 	bl	8000298 <__aeabi_dsub>
 8007fc2:	4622      	mov	r2, r4
 8007fc4:	462b      	mov	r3, r5
 8007fc6:	f7f8 fb1f 	bl	8000608 <__aeabi_dmul>
 8007fca:	a357      	add	r3, pc, #348	@ (adr r3, 8008128 <__ieee754_pow+0xa60>)
 8007fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd0:	f7f8 f964 	bl	800029c <__adddf3>
 8007fd4:	4622      	mov	r2, r4
 8007fd6:	462b      	mov	r3, r5
 8007fd8:	f7f8 fb16 	bl	8000608 <__aeabi_dmul>
 8007fdc:	4602      	mov	r2, r0
 8007fde:	460b      	mov	r3, r1
 8007fe0:	4640      	mov	r0, r8
 8007fe2:	4649      	mov	r1, r9
 8007fe4:	f7f8 f958 	bl	8000298 <__aeabi_dsub>
 8007fe8:	4604      	mov	r4, r0
 8007fea:	460d      	mov	r5, r1
 8007fec:	4602      	mov	r2, r0
 8007fee:	460b      	mov	r3, r1
 8007ff0:	4640      	mov	r0, r8
 8007ff2:	4649      	mov	r1, r9
 8007ff4:	f7f8 fb08 	bl	8000608 <__aeabi_dmul>
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	e9cd 0100 	strd	r0, r1, [sp]
 8007ffe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008002:	4620      	mov	r0, r4
 8008004:	4629      	mov	r1, r5
 8008006:	f7f8 f947 	bl	8000298 <__aeabi_dsub>
 800800a:	4602      	mov	r2, r0
 800800c:	460b      	mov	r3, r1
 800800e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008012:	f7f8 fc23 	bl	800085c <__aeabi_ddiv>
 8008016:	4632      	mov	r2, r6
 8008018:	4604      	mov	r4, r0
 800801a:	460d      	mov	r5, r1
 800801c:	463b      	mov	r3, r7
 800801e:	4640      	mov	r0, r8
 8008020:	4649      	mov	r1, r9
 8008022:	f7f8 faf1 	bl	8000608 <__aeabi_dmul>
 8008026:	4632      	mov	r2, r6
 8008028:	463b      	mov	r3, r7
 800802a:	f7f8 f937 	bl	800029c <__adddf3>
 800802e:	4602      	mov	r2, r0
 8008030:	460b      	mov	r3, r1
 8008032:	4620      	mov	r0, r4
 8008034:	4629      	mov	r1, r5
 8008036:	f7f8 f92f 	bl	8000298 <__aeabi_dsub>
 800803a:	4642      	mov	r2, r8
 800803c:	464b      	mov	r3, r9
 800803e:	f7f8 f92b 	bl	8000298 <__aeabi_dsub>
 8008042:	460b      	mov	r3, r1
 8008044:	4602      	mov	r2, r0
 8008046:	493b      	ldr	r1, [pc, #236]	@ (8008134 <__ieee754_pow+0xa6c>)
 8008048:	2000      	movs	r0, #0
 800804a:	f7f8 f925 	bl	8000298 <__aeabi_dsub>
 800804e:	ec41 0b10 	vmov	d0, r0, r1
 8008052:	ee10 3a90 	vmov	r3, s1
 8008056:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800805a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800805e:	da30      	bge.n	80080c2 <__ieee754_pow+0x9fa>
 8008060:	4650      	mov	r0, sl
 8008062:	f000 f87d 	bl	8008160 <scalbn>
 8008066:	ec51 0b10 	vmov	r0, r1, d0
 800806a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800806e:	f7ff bbd2 	b.w	8007816 <__ieee754_pow+0x14e>
 8008072:	4c31      	ldr	r4, [pc, #196]	@ (8008138 <__ieee754_pow+0xa70>)
 8008074:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008078:	42a3      	cmp	r3, r4
 800807a:	d91a      	bls.n	80080b2 <__ieee754_pow+0x9ea>
 800807c:	4b2f      	ldr	r3, [pc, #188]	@ (800813c <__ieee754_pow+0xa74>)
 800807e:	440b      	add	r3, r1
 8008080:	4303      	orrs	r3, r0
 8008082:	d009      	beq.n	8008098 <__ieee754_pow+0x9d0>
 8008084:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008088:	2200      	movs	r2, #0
 800808a:	2300      	movs	r3, #0
 800808c:	f7f8 fd2e 	bl	8000aec <__aeabi_dcmplt>
 8008090:	3800      	subs	r0, #0
 8008092:	bf18      	it	ne
 8008094:	2001      	movne	r0, #1
 8008096:	e42b      	b.n	80078f0 <__ieee754_pow+0x228>
 8008098:	4642      	mov	r2, r8
 800809a:	464b      	mov	r3, r9
 800809c:	f7f8 f8fc 	bl	8000298 <__aeabi_dsub>
 80080a0:	4632      	mov	r2, r6
 80080a2:	463b      	mov	r3, r7
 80080a4:	f7f8 fd36 	bl	8000b14 <__aeabi_dcmpge>
 80080a8:	2800      	cmp	r0, #0
 80080aa:	d1eb      	bne.n	8008084 <__ieee754_pow+0x9bc>
 80080ac:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800814c <__ieee754_pow+0xa84>
 80080b0:	e6f7      	b.n	8007ea2 <__ieee754_pow+0x7da>
 80080b2:	469a      	mov	sl, r3
 80080b4:	4b22      	ldr	r3, [pc, #136]	@ (8008140 <__ieee754_pow+0xa78>)
 80080b6:	459a      	cmp	sl, r3
 80080b8:	f63f aef3 	bhi.w	8007ea2 <__ieee754_pow+0x7da>
 80080bc:	f8dd a010 	ldr.w	sl, [sp, #16]
 80080c0:	e715      	b.n	8007eee <__ieee754_pow+0x826>
 80080c2:	ec51 0b10 	vmov	r0, r1, d0
 80080c6:	4619      	mov	r1, r3
 80080c8:	e7cf      	b.n	800806a <__ieee754_pow+0x9a2>
 80080ca:	491a      	ldr	r1, [pc, #104]	@ (8008134 <__ieee754_pow+0xa6c>)
 80080cc:	2000      	movs	r0, #0
 80080ce:	f7ff bb18 	b.w	8007702 <__ieee754_pow+0x3a>
 80080d2:	2000      	movs	r0, #0
 80080d4:	2100      	movs	r1, #0
 80080d6:	f7ff bb14 	b.w	8007702 <__ieee754_pow+0x3a>
 80080da:	4630      	mov	r0, r6
 80080dc:	4639      	mov	r1, r7
 80080de:	f7ff bb10 	b.w	8007702 <__ieee754_pow+0x3a>
 80080e2:	460c      	mov	r4, r1
 80080e4:	f7ff bb5e 	b.w	80077a4 <__ieee754_pow+0xdc>
 80080e8:	2400      	movs	r4, #0
 80080ea:	f7ff bb49 	b.w	8007780 <__ieee754_pow+0xb8>
 80080ee:	bf00      	nop
 80080f0:	00000000 	.word	0x00000000
 80080f4:	3fe62e43 	.word	0x3fe62e43
 80080f8:	fefa39ef 	.word	0xfefa39ef
 80080fc:	3fe62e42 	.word	0x3fe62e42
 8008100:	0ca86c39 	.word	0x0ca86c39
 8008104:	be205c61 	.word	0xbe205c61
 8008108:	72bea4d0 	.word	0x72bea4d0
 800810c:	3e663769 	.word	0x3e663769
 8008110:	c5d26bf1 	.word	0xc5d26bf1
 8008114:	3ebbbd41 	.word	0x3ebbbd41
 8008118:	af25de2c 	.word	0xaf25de2c
 800811c:	3f11566a 	.word	0x3f11566a
 8008120:	16bebd93 	.word	0x16bebd93
 8008124:	3f66c16c 	.word	0x3f66c16c
 8008128:	5555553e 	.word	0x5555553e
 800812c:	3fc55555 	.word	0x3fc55555
 8008130:	fff00000 	.word	0xfff00000
 8008134:	3ff00000 	.word	0x3ff00000
 8008138:	4090cbff 	.word	0x4090cbff
 800813c:	3f6f3400 	.word	0x3f6f3400
 8008140:	3fe00000 	.word	0x3fe00000
 8008144:	652b82fe 	.word	0x652b82fe
 8008148:	3c971547 	.word	0x3c971547
 800814c:	4090cc00 	.word	0x4090cc00

08008150 <fabs>:
 8008150:	ec51 0b10 	vmov	r0, r1, d0
 8008154:	4602      	mov	r2, r0
 8008156:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800815a:	ec43 2b10 	vmov	d0, r2, r3
 800815e:	4770      	bx	lr

08008160 <scalbn>:
 8008160:	b570      	push	{r4, r5, r6, lr}
 8008162:	ec55 4b10 	vmov	r4, r5, d0
 8008166:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800816a:	4606      	mov	r6, r0
 800816c:	462b      	mov	r3, r5
 800816e:	b991      	cbnz	r1, 8008196 <scalbn+0x36>
 8008170:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008174:	4323      	orrs	r3, r4
 8008176:	d03d      	beq.n	80081f4 <scalbn+0x94>
 8008178:	4b35      	ldr	r3, [pc, #212]	@ (8008250 <scalbn+0xf0>)
 800817a:	4620      	mov	r0, r4
 800817c:	4629      	mov	r1, r5
 800817e:	2200      	movs	r2, #0
 8008180:	f7f8 fa42 	bl	8000608 <__aeabi_dmul>
 8008184:	4b33      	ldr	r3, [pc, #204]	@ (8008254 <scalbn+0xf4>)
 8008186:	429e      	cmp	r6, r3
 8008188:	4604      	mov	r4, r0
 800818a:	460d      	mov	r5, r1
 800818c:	da0f      	bge.n	80081ae <scalbn+0x4e>
 800818e:	a328      	add	r3, pc, #160	@ (adr r3, 8008230 <scalbn+0xd0>)
 8008190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008194:	e01e      	b.n	80081d4 <scalbn+0x74>
 8008196:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800819a:	4291      	cmp	r1, r2
 800819c:	d10b      	bne.n	80081b6 <scalbn+0x56>
 800819e:	4622      	mov	r2, r4
 80081a0:	4620      	mov	r0, r4
 80081a2:	4629      	mov	r1, r5
 80081a4:	f7f8 f87a 	bl	800029c <__adddf3>
 80081a8:	4604      	mov	r4, r0
 80081aa:	460d      	mov	r5, r1
 80081ac:	e022      	b.n	80081f4 <scalbn+0x94>
 80081ae:	460b      	mov	r3, r1
 80081b0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80081b4:	3936      	subs	r1, #54	@ 0x36
 80081b6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80081ba:	4296      	cmp	r6, r2
 80081bc:	dd0d      	ble.n	80081da <scalbn+0x7a>
 80081be:	2d00      	cmp	r5, #0
 80081c0:	a11d      	add	r1, pc, #116	@ (adr r1, 8008238 <scalbn+0xd8>)
 80081c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081c6:	da02      	bge.n	80081ce <scalbn+0x6e>
 80081c8:	a11d      	add	r1, pc, #116	@ (adr r1, 8008240 <scalbn+0xe0>)
 80081ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081ce:	a31a      	add	r3, pc, #104	@ (adr r3, 8008238 <scalbn+0xd8>)
 80081d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d4:	f7f8 fa18 	bl	8000608 <__aeabi_dmul>
 80081d8:	e7e6      	b.n	80081a8 <scalbn+0x48>
 80081da:	1872      	adds	r2, r6, r1
 80081dc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80081e0:	428a      	cmp	r2, r1
 80081e2:	dcec      	bgt.n	80081be <scalbn+0x5e>
 80081e4:	2a00      	cmp	r2, #0
 80081e6:	dd08      	ble.n	80081fa <scalbn+0x9a>
 80081e8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80081ec:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80081f0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80081f4:	ec45 4b10 	vmov	d0, r4, r5
 80081f8:	bd70      	pop	{r4, r5, r6, pc}
 80081fa:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80081fe:	da08      	bge.n	8008212 <scalbn+0xb2>
 8008200:	2d00      	cmp	r5, #0
 8008202:	a10b      	add	r1, pc, #44	@ (adr r1, 8008230 <scalbn+0xd0>)
 8008204:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008208:	dac1      	bge.n	800818e <scalbn+0x2e>
 800820a:	a10f      	add	r1, pc, #60	@ (adr r1, 8008248 <scalbn+0xe8>)
 800820c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008210:	e7bd      	b.n	800818e <scalbn+0x2e>
 8008212:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8008216:	3236      	adds	r2, #54	@ 0x36
 8008218:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800821c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008220:	4620      	mov	r0, r4
 8008222:	4b0d      	ldr	r3, [pc, #52]	@ (8008258 <scalbn+0xf8>)
 8008224:	4629      	mov	r1, r5
 8008226:	2200      	movs	r2, #0
 8008228:	e7d4      	b.n	80081d4 <scalbn+0x74>
 800822a:	bf00      	nop
 800822c:	f3af 8000 	nop.w
 8008230:	c2f8f359 	.word	0xc2f8f359
 8008234:	01a56e1f 	.word	0x01a56e1f
 8008238:	8800759c 	.word	0x8800759c
 800823c:	7e37e43c 	.word	0x7e37e43c
 8008240:	8800759c 	.word	0x8800759c
 8008244:	fe37e43c 	.word	0xfe37e43c
 8008248:	c2f8f359 	.word	0xc2f8f359
 800824c:	81a56e1f 	.word	0x81a56e1f
 8008250:	43500000 	.word	0x43500000
 8008254:	ffff3cb0 	.word	0xffff3cb0
 8008258:	3c900000 	.word	0x3c900000

0800825c <with_errno>:
 800825c:	b510      	push	{r4, lr}
 800825e:	ed2d 8b02 	vpush	{d8}
 8008262:	eeb0 8a40 	vmov.f32	s16, s0
 8008266:	eef0 8a60 	vmov.f32	s17, s1
 800826a:	4604      	mov	r4, r0
 800826c:	f7fd f93a 	bl	80054e4 <__errno>
 8008270:	eeb0 0a48 	vmov.f32	s0, s16
 8008274:	eef0 0a68 	vmov.f32	s1, s17
 8008278:	ecbd 8b02 	vpop	{d8}
 800827c:	6004      	str	r4, [r0, #0]
 800827e:	bd10      	pop	{r4, pc}

08008280 <xflow>:
 8008280:	4603      	mov	r3, r0
 8008282:	b507      	push	{r0, r1, r2, lr}
 8008284:	ec51 0b10 	vmov	r0, r1, d0
 8008288:	b183      	cbz	r3, 80082ac <xflow+0x2c>
 800828a:	4602      	mov	r2, r0
 800828c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008290:	e9cd 2300 	strd	r2, r3, [sp]
 8008294:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008298:	f7f8 f9b6 	bl	8000608 <__aeabi_dmul>
 800829c:	ec41 0b10 	vmov	d0, r0, r1
 80082a0:	2022      	movs	r0, #34	@ 0x22
 80082a2:	b003      	add	sp, #12
 80082a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80082a8:	f7ff bfd8 	b.w	800825c <with_errno>
 80082ac:	4602      	mov	r2, r0
 80082ae:	460b      	mov	r3, r1
 80082b0:	e7ee      	b.n	8008290 <xflow+0x10>
 80082b2:	0000      	movs	r0, r0
 80082b4:	0000      	movs	r0, r0
	...

080082b8 <__math_uflow>:
 80082b8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80082c0 <__math_uflow+0x8>
 80082bc:	f7ff bfe0 	b.w	8008280 <xflow>
 80082c0:	00000000 	.word	0x00000000
 80082c4:	10000000 	.word	0x10000000

080082c8 <__math_oflow>:
 80082c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80082d0 <__math_oflow+0x8>
 80082cc:	f7ff bfd8 	b.w	8008280 <xflow>
 80082d0:	00000000 	.word	0x00000000
 80082d4:	70000000 	.word	0x70000000

080082d8 <__ieee754_sqrt>:
 80082d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082dc:	4a68      	ldr	r2, [pc, #416]	@ (8008480 <__ieee754_sqrt+0x1a8>)
 80082de:	ec55 4b10 	vmov	r4, r5, d0
 80082e2:	43aa      	bics	r2, r5
 80082e4:	462b      	mov	r3, r5
 80082e6:	4621      	mov	r1, r4
 80082e8:	d110      	bne.n	800830c <__ieee754_sqrt+0x34>
 80082ea:	4622      	mov	r2, r4
 80082ec:	4620      	mov	r0, r4
 80082ee:	4629      	mov	r1, r5
 80082f0:	f7f8 f98a 	bl	8000608 <__aeabi_dmul>
 80082f4:	4602      	mov	r2, r0
 80082f6:	460b      	mov	r3, r1
 80082f8:	4620      	mov	r0, r4
 80082fa:	4629      	mov	r1, r5
 80082fc:	f7f7 ffce 	bl	800029c <__adddf3>
 8008300:	4604      	mov	r4, r0
 8008302:	460d      	mov	r5, r1
 8008304:	ec45 4b10 	vmov	d0, r4, r5
 8008308:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800830c:	2d00      	cmp	r5, #0
 800830e:	dc0e      	bgt.n	800832e <__ieee754_sqrt+0x56>
 8008310:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8008314:	4322      	orrs	r2, r4
 8008316:	d0f5      	beq.n	8008304 <__ieee754_sqrt+0x2c>
 8008318:	b19d      	cbz	r5, 8008342 <__ieee754_sqrt+0x6a>
 800831a:	4622      	mov	r2, r4
 800831c:	4620      	mov	r0, r4
 800831e:	4629      	mov	r1, r5
 8008320:	f7f7 ffba 	bl	8000298 <__aeabi_dsub>
 8008324:	4602      	mov	r2, r0
 8008326:	460b      	mov	r3, r1
 8008328:	f7f8 fa98 	bl	800085c <__aeabi_ddiv>
 800832c:	e7e8      	b.n	8008300 <__ieee754_sqrt+0x28>
 800832e:	152a      	asrs	r2, r5, #20
 8008330:	d115      	bne.n	800835e <__ieee754_sqrt+0x86>
 8008332:	2000      	movs	r0, #0
 8008334:	e009      	b.n	800834a <__ieee754_sqrt+0x72>
 8008336:	0acb      	lsrs	r3, r1, #11
 8008338:	3a15      	subs	r2, #21
 800833a:	0549      	lsls	r1, r1, #21
 800833c:	2b00      	cmp	r3, #0
 800833e:	d0fa      	beq.n	8008336 <__ieee754_sqrt+0x5e>
 8008340:	e7f7      	b.n	8008332 <__ieee754_sqrt+0x5a>
 8008342:	462a      	mov	r2, r5
 8008344:	e7fa      	b.n	800833c <__ieee754_sqrt+0x64>
 8008346:	005b      	lsls	r3, r3, #1
 8008348:	3001      	adds	r0, #1
 800834a:	02dc      	lsls	r4, r3, #11
 800834c:	d5fb      	bpl.n	8008346 <__ieee754_sqrt+0x6e>
 800834e:	1e44      	subs	r4, r0, #1
 8008350:	1b12      	subs	r2, r2, r4
 8008352:	f1c0 0420 	rsb	r4, r0, #32
 8008356:	fa21 f404 	lsr.w	r4, r1, r4
 800835a:	4323      	orrs	r3, r4
 800835c:	4081      	lsls	r1, r0
 800835e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008362:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8008366:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800836a:	07d2      	lsls	r2, r2, #31
 800836c:	bf5c      	itt	pl
 800836e:	005b      	lslpl	r3, r3, #1
 8008370:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8008374:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008378:	bf58      	it	pl
 800837a:	0049      	lslpl	r1, r1, #1
 800837c:	2600      	movs	r6, #0
 800837e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8008382:	106d      	asrs	r5, r5, #1
 8008384:	0049      	lsls	r1, r1, #1
 8008386:	2016      	movs	r0, #22
 8008388:	4632      	mov	r2, r6
 800838a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800838e:	1917      	adds	r7, r2, r4
 8008390:	429f      	cmp	r7, r3
 8008392:	bfde      	ittt	le
 8008394:	193a      	addle	r2, r7, r4
 8008396:	1bdb      	suble	r3, r3, r7
 8008398:	1936      	addle	r6, r6, r4
 800839a:	0fcf      	lsrs	r7, r1, #31
 800839c:	3801      	subs	r0, #1
 800839e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80083a2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80083a6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80083aa:	d1f0      	bne.n	800838e <__ieee754_sqrt+0xb6>
 80083ac:	4604      	mov	r4, r0
 80083ae:	2720      	movs	r7, #32
 80083b0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80083b4:	429a      	cmp	r2, r3
 80083b6:	eb00 0e0c 	add.w	lr, r0, ip
 80083ba:	db02      	blt.n	80083c2 <__ieee754_sqrt+0xea>
 80083bc:	d113      	bne.n	80083e6 <__ieee754_sqrt+0x10e>
 80083be:	458e      	cmp	lr, r1
 80083c0:	d811      	bhi.n	80083e6 <__ieee754_sqrt+0x10e>
 80083c2:	f1be 0f00 	cmp.w	lr, #0
 80083c6:	eb0e 000c 	add.w	r0, lr, ip
 80083ca:	da42      	bge.n	8008452 <__ieee754_sqrt+0x17a>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	db40      	blt.n	8008452 <__ieee754_sqrt+0x17a>
 80083d0:	f102 0801 	add.w	r8, r2, #1
 80083d4:	1a9b      	subs	r3, r3, r2
 80083d6:	458e      	cmp	lr, r1
 80083d8:	bf88      	it	hi
 80083da:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80083de:	eba1 010e 	sub.w	r1, r1, lr
 80083e2:	4464      	add	r4, ip
 80083e4:	4642      	mov	r2, r8
 80083e6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80083ea:	3f01      	subs	r7, #1
 80083ec:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80083f0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80083f4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80083f8:	d1dc      	bne.n	80083b4 <__ieee754_sqrt+0xdc>
 80083fa:	4319      	orrs	r1, r3
 80083fc:	d01b      	beq.n	8008436 <__ieee754_sqrt+0x15e>
 80083fe:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8008484 <__ieee754_sqrt+0x1ac>
 8008402:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8008488 <__ieee754_sqrt+0x1b0>
 8008406:	e9da 0100 	ldrd	r0, r1, [sl]
 800840a:	e9db 2300 	ldrd	r2, r3, [fp]
 800840e:	f7f7 ff43 	bl	8000298 <__aeabi_dsub>
 8008412:	e9da 8900 	ldrd	r8, r9, [sl]
 8008416:	4602      	mov	r2, r0
 8008418:	460b      	mov	r3, r1
 800841a:	4640      	mov	r0, r8
 800841c:	4649      	mov	r1, r9
 800841e:	f7f8 fb6f 	bl	8000b00 <__aeabi_dcmple>
 8008422:	b140      	cbz	r0, 8008436 <__ieee754_sqrt+0x15e>
 8008424:	f1b4 3fff 	cmp.w	r4, #4294967295
 8008428:	e9da 0100 	ldrd	r0, r1, [sl]
 800842c:	e9db 2300 	ldrd	r2, r3, [fp]
 8008430:	d111      	bne.n	8008456 <__ieee754_sqrt+0x17e>
 8008432:	3601      	adds	r6, #1
 8008434:	463c      	mov	r4, r7
 8008436:	1072      	asrs	r2, r6, #1
 8008438:	0863      	lsrs	r3, r4, #1
 800843a:	07f1      	lsls	r1, r6, #31
 800843c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8008440:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8008444:	bf48      	it	mi
 8008446:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800844a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800844e:	4618      	mov	r0, r3
 8008450:	e756      	b.n	8008300 <__ieee754_sqrt+0x28>
 8008452:	4690      	mov	r8, r2
 8008454:	e7be      	b.n	80083d4 <__ieee754_sqrt+0xfc>
 8008456:	f7f7 ff21 	bl	800029c <__adddf3>
 800845a:	e9da 8900 	ldrd	r8, r9, [sl]
 800845e:	4602      	mov	r2, r0
 8008460:	460b      	mov	r3, r1
 8008462:	4640      	mov	r0, r8
 8008464:	4649      	mov	r1, r9
 8008466:	f7f8 fb41 	bl	8000aec <__aeabi_dcmplt>
 800846a:	b120      	cbz	r0, 8008476 <__ieee754_sqrt+0x19e>
 800846c:	1ca0      	adds	r0, r4, #2
 800846e:	bf08      	it	eq
 8008470:	3601      	addeq	r6, #1
 8008472:	3402      	adds	r4, #2
 8008474:	e7df      	b.n	8008436 <__ieee754_sqrt+0x15e>
 8008476:	1c63      	adds	r3, r4, #1
 8008478:	f023 0401 	bic.w	r4, r3, #1
 800847c:	e7db      	b.n	8008436 <__ieee754_sqrt+0x15e>
 800847e:	bf00      	nop
 8008480:	7ff00000 	.word	0x7ff00000
 8008484:	200001f0 	.word	0x200001f0
 8008488:	200001e8 	.word	0x200001e8

0800848c <_init>:
 800848c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800848e:	bf00      	nop
 8008490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008492:	bc08      	pop	{r3}
 8008494:	469e      	mov	lr, r3
 8008496:	4770      	bx	lr

08008498 <_fini>:
 8008498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800849a:	bf00      	nop
 800849c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800849e:	bc08      	pop	{r3}
 80084a0:	469e      	mov	lr, r3
 80084a2:	4770      	bx	lr
