Running: F:\xilink\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/vhdl/lab_5/sreg_tb_isim_beh.exe -prj D:/vhdl/lab_5/sreg_tb_beh.prj work.sreg_tb 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/vhdl/lab_5/sreg.vhd" into library work
Parsing VHDL file "D:/vhdl/lab_5/sreg_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99452 KB
Fuse CPU Usage: 625 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture main of entity sreg [sreg_default]
Compiling architecture behavior of entity sreg_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/vhdl/lab_5/sreg_tb_isim_beh.exe
Fuse Memory Usage: 108240 KB
Fuse CPU Usage: 718 ms
