

================================================================
== Vivado HLS Report for 'cnn_2d_conv_d4x4_k3x3'
================================================================
* Date:           Wed Mar 17 22:48:26 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_2d_conv_d4x4_k3x3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   42|   42|   43|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 3  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 4  |   24|   24|        10|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 8 }
  Pipeline-3: II = 1, D = 10, States = { 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / (exitcond_flatten)
	8  / (!exitcond_flatten)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	20  / (exitcond_flatten8)
	13  / (!exitcond_flatten8)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	10  / true
20 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_21 (25)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_8), !map !62

ST_1: StgValue_22 (26)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_7), !map !68

ST_1: StgValue_23 (27)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_6), !map !74

ST_1: StgValue_24 (28)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_5), !map !80

ST_1: StgValue_25 (29)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_4), !map !86

ST_1: StgValue_26 (30)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_3), !map !92

ST_1: StgValue_27 (31)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_2), !map !98

ST_1: StgValue_28 (32)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_1), !map !104

ST_1: StgValue_29 (33)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_0), !map !110

ST_1: StgValue_30 (34)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !116

ST_1: StgValue_31 (35)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !120

ST_1: StgValue_32 (36)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !124

ST_1: StgValue_33 (37)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !128

ST_1: StgValue_34 (38)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !132

ST_1: StgValue_35 (39)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !136

ST_1: StgValue_36 (40)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !140

ST_1: StgValue_37 (41)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !144

ST_1: StgValue_38 (42)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !148

ST_1: StgValue_39 (43)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !152

ST_1: StgValue_40 (44)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !156

ST_1: StgValue_41 (45)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !160

ST_1: StgValue_42 (46)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !164

ST_1: StgValue_43 (47)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !168

ST_1: StgValue_44 (48)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !172

ST_1: StgValue_45 (49)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @cnn_2d_conv_d4x4_k3x) nounwind

ST_1: StgValue_46 (50)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:88
:25  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_47 (51)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:89
:26  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_48 (52)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:90
:27  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_49 (53)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecInterface(i32* %kernelData_0, i32* %kernelData_1, i32* %kernelData_2, i32* %kernelData_3, i32* %kernelData_4, i32* %kernelData_5, i32* %kernelData_6, i32* %kernelData_7, i32* %kernelData_8, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_50 (54)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:92
:29  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_51 (55)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
:30  br label %1


 <State 2>: 2.99ns
ST_2: lineBuffer_0_3 (57)  [1/1] 0.00ns
:0  %lineBuffer_0_3 = phi i32 [ undef, %0 ], [ %lineBuffer_0_3_1, %_ifconv ]

ST_2: lineBuffer_0_2 (58)  [1/1] 0.00ns
:1  %lineBuffer_0_2 = phi i32 [ undef, %0 ], [ %lineBuffer_0_3_4, %_ifconv ]

ST_2: x (59)  [1/1] 0.00ns
:2  %x = phi i3 [ 2, %0 ], [ %x_1, %_ifconv ]

ST_2: exitcond1 (60)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
:3  %exitcond1 = icmp eq i3 %x, -4

ST_2: StgValue_56 (61)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
:4  br i1 %exitcond1, label %.preheader86.0.preheader, label %_ifconv

ST_2: empty_5 (66)  [2/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:106
_ifconv:3  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: tmp_2 (68)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
_ifconv:5  %tmp_2 = trunc i3 %x to i2

ST_2: cond (69)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:107
_ifconv:6  %cond = icmp eq i2 %tmp_2, -2

ST_2: x_1 (73)  [1/1] 0.80ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
_ifconv:10  %x_1 = add i3 1, %x


 <State 3>: 1.37ns
ST_3: empty (63)  [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp (64)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
_ifconv:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_3: StgValue_63 (65)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:105
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (66)  [1/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:106
_ifconv:3  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V_2 (67)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:106
_ifconv:4  %tmp_data_V_2 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: lineBuffer_0_3_1 (70)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:107
_ifconv:7  %lineBuffer_0_3_1 = select i1 %cond, i32 %lineBuffer_0_3, i32 %tmp_data_V_2

ST_3: lineBuffer_0_3_4 (71)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:107
_ifconv:8  %lineBuffer_0_3_4 = select i1 %cond, i32 %tmp_data_V_2, i32 %lineBuffer_0_2

ST_3: empty_6 (72)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:108
_ifconv:9  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

ST_3: StgValue_69 (74)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
_ifconv:11  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_70 (76)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
.preheader86.0.preheader:0  br label %.preheader86.0


 <State 5>: 2.99ns
ST_5: lineBuffer_1_3 (78)  [1/1] 0.00ns
.preheader86.0:0  %lineBuffer_1_3 = phi i32 [ %lineBuffer_1_3_2, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: lineBuffer_1_2 (79)  [1/1] 0.00ns
.preheader86.0:1  %lineBuffer_1_2 = phi i32 [ %lineBuffer_1_3_4, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: lineBuffer_1_3_5 (80)  [1/1] 0.00ns
.preheader86.0:2  %lineBuffer_1_3_5 = phi i32 [ %lineBuffer_1_3_7, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: lineBuffer_1_3_8 (81)  [1/1] 0.00ns
.preheader86.0:3  %lineBuffer_1_3_8 = phi i32 [ %lineBuffer_1_3_9, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: x1 (82)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
.preheader86.0:4  %x1 = phi i3 [ %x_2, %_ifconv5 ], [ 0, %.preheader86.0.preheader ]

ST_5: exitcond4 (83)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
.preheader86.0:5  %exitcond4 = icmp eq i3 %x1, -4

ST_5: x_2 (84)  [1/1] 0.80ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
.preheader86.0:6  %x_2 = add i3 %x1, 1

ST_5: StgValue_78 (85)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
.preheader86.0:7  br i1 %exitcond4, label %.preheader84.preheader, label %_ifconv5

ST_5: empty_8 (90)  [2/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:114
_ifconv5:3  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_5: tmp_3 (92)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:5  %tmp_3 = trunc i3 %x1 to i2


 <State 6>: 4.10ns
ST_6: empty_7 (87)  [1/1] 0.00ns
_ifconv5:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: tmp_1 (88)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_6: StgValue_83 (89)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:113
_ifconv5:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (90)  [1/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:114
_ifconv5:3  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_6: tmp_data_V_3 (91)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:114
_ifconv5:4  %tmp_data_V_3 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: sel_tmp (93)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:6  %sel_tmp = icmp eq i2 %tmp_3, -2

ST_6: sel_tmp7 (94)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:7  %sel_tmp7 = icmp eq i2 %tmp_3, 1

ST_6: sel_tmp9 (95)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:8  %sel_tmp9 = icmp eq i2 %tmp_3, 0

ST_6: or_cond (96)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:9  %or_cond = or i1 %sel_tmp9, %sel_tmp7

ST_6: newSel (97)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112 (grouped into LUT with out node lineBuffer_1_3_2)
_ifconv5:10  %newSel = select i1 %sel_tmp, i32 %lineBuffer_1_3, i32 %tmp_data_V_3

ST_6: lineBuffer_1_3_2 (98)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112 (out node of the LUT)
_ifconv5:11  %lineBuffer_1_3_2 = select i1 %or_cond, i32 %lineBuffer_1_3, i32 %newSel

ST_6: newSel2 (99)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112 (grouped into LUT with out node lineBuffer_1_3_4)
_ifconv5:12  %newSel2 = select i1 %sel_tmp, i32 %tmp_data_V_3, i32 %lineBuffer_1_2

ST_6: lineBuffer_1_3_4 (100)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112 (out node of the LUT)
_ifconv5:13  %lineBuffer_1_3_4 = select i1 %or_cond, i32 %lineBuffer_1_2, i32 %newSel2

ST_6: lineBuffer_1_3_6 (101)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112 (grouped into LUT with out node lineBuffer_1_3_7)
_ifconv5:14  %lineBuffer_1_3_6 = select i1 %sel_tmp7, i32 %tmp_data_V_3, i32 %lineBuffer_1_3_5

ST_6: lineBuffer_1_3_7 (102)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112 (out node of the LUT)
_ifconv5:15  %lineBuffer_1_3_7 = select i1 %sel_tmp9, i32 %lineBuffer_1_3_5, i32 %lineBuffer_1_3_6

ST_6: lineBuffer_1_3_9 (103)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:16  %lineBuffer_1_3_9 = select i1 %sel_tmp9, i32 %tmp_data_V_3, i32 %lineBuffer_1_3_8

ST_6: empty_9 (104)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:116
_ifconv5:17  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)

ST_6: StgValue_98 (105)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:18  br label %.preheader86.0


 <State 7>: 1.57ns
ST_7: window_2_2_2 (107)  [1/1] 0.00ns
.preheader84.preheader:0  %window_2_2_2 = alloca i32

ST_7: StgValue_100 (108)  [1/1] 1.57ns
.preheader84.preheader:1  br label %.preheader84


 <State 8>: 8.20ns
ST_8: indvar_flatten (110)  [1/1] 0.00ns
.preheader84:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader85 ], [ 0, %.preheader84.preheader ]

ST_8: y3 (111)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:124
.preheader84:1  %y3 = phi i2 [ %y3_mid2, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: window_2_1_1 (112)  [1/1] 0.00ns
.preheader84:2  %window_2_1_1 = phi i32 [ %window_2_2_6, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_2_1 (113)  [1/1] 0.00ns
.preheader84:3  %window_1_2_1 = phi i32 [ %window_2_2_7, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_1_1 (114)  [1/1] 0.00ns
.preheader84:4  %window_1_1_1 = phi i32 [ %window_2_2_8, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: x4 (115)  [1/1] 0.00ns
.preheader84:5  %x4 = phi i2 [ %x_3, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: exitcond_flatten (116)  [1/1] 1.62ns
.preheader84:6  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (117)  [1/1] 0.80ns
.preheader84:7  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_109 (118)  [1/1] 0.00ns
.preheader84:8  br i1 %exitcond_flatten, label %.preheader82.preheader, label %.preheader85

ST_8: window_2_2_2_load_1 (120)  [1/1] 0.00ns
.preheader85:0  %window_2_2_2_load_1 = load i32* %window_2_2_2

ST_8: empty_10 (121)  [1/1] 0.00ns
.preheader85:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_8: exitcond (122)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:124
.preheader85:2  %exitcond = icmp eq i2 %x4, -1

ST_8: x4_mid2 (123)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:124
.preheader85:3  %x4_mid2 = select i1 %exitcond, i2 1, i2 %x4

ST_8: cond1_mid1 (124)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader85:4  %cond1_mid1 = icmp eq i2 %y3, 0

ST_8: cond1 (125)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader85:5  %cond1 = icmp eq i2 %y3, 1

ST_8: cond1_mid2 (126)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader85:6  %cond1_mid2 = select i1 %exitcond, i1 %cond1_mid1, i1 %cond1

ST_8: y9 (127)  [1/1] 0.80ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:123
.preheader85:7  %y9 = add i2 %y3, 1

ST_8: y3_mid2 (128)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:124
.preheader85:8  %y3_mid2 = select i1 %exitcond, i2 %y9, i2 %y3

ST_8: tmp_5 (129)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:124
.preheader85:9  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_8: StgValue_120 (130)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:125
.preheader85:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_8: x_3 (131)  [1/1] 0.80ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader85:11  %x_3 = add i2 %x4_mid2, 1

ST_8: cond2 (132)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader85:12  %cond2 = icmp eq i2 %x4_mid2, 1

ST_8: lineBuffer_load37_ph (133)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (grouped into LUT with out node window_1_1_2)
.preheader85:13  %lineBuffer_load37_ph = select i1 %cond2, i32 %lineBuffer_0_2, i32 %lineBuffer_0_3

ST_8: lineBuffer_load38_ph (134)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (out node of the LUT)
.preheader85:14  %lineBuffer_load38_ph = select i1 %cond2, i32 %lineBuffer_1_2, i32 %lineBuffer_1_3

ST_8: window_1_1_2 (135)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (out node of the LUT)
.preheader85:15  %window_1_1_2 = select i1 %cond1_mid2, i32 %lineBuffer_load37_ph, i32 %lineBuffer_load38_ph

ST_8: window_2_2 (136)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (grouped into LUT with out node window_2_2_7)
.preheader85:16  %window_2_2 = select i1 %cond2, i32 %window_1_2_1, i32 %window_1_1_2

ST_8: window_2_2_1 (137)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (grouped into LUT with out node window_2_2_8)
.preheader85:17  %window_2_2_1 = select i1 %cond2, i32 %window_1_1_2, i32 %window_1_1_1

ST_8: window_2_2_3 (138)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (grouped into LUT with out node window_2_2_5)
.preheader85:18  %window_2_2_3 = select i1 %cond2, i32 %window_2_2_2_load_1, i32 %window_1_1_2

ST_8: window_2_2_4 (139)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (grouped into LUT with out node window_2_2_6)
.preheader85:19  %window_2_2_4 = select i1 %cond2, i32 %window_1_1_2, i32 %window_2_1_1

ST_8: window_2_2_5 (140)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (out node of the LUT)
.preheader85:20  %window_2_2_5 = select i1 %cond1_mid2, i32 %window_2_2_2_load_1, i32 %window_2_2_3

ST_8: window_2_2_6 (141)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (out node of the LUT)
.preheader85:21  %window_2_2_6 = select i1 %cond1_mid2, i32 %window_2_1_1, i32 %window_2_2_4

ST_8: window_2_2_7 (142)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (out node of the LUT)
.preheader85:22  %window_2_2_7 = select i1 %cond1_mid2, i32 %window_2_2, i32 %window_1_2_1

ST_8: window_2_2_8 (143)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (out node of the LUT)
.preheader85:23  %window_2_2_8 = select i1 %cond1_mid2, i32 %window_2_2_1, i32 %window_1_1_1

ST_8: empty_11 (144)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:127
.preheader85:24  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_5)

ST_8: StgValue_135 (145)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader85:25  store i32 %window_2_2_5, i32* %window_2_2_2

ST_8: StgValue_136 (146)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:124
.preheader85:26  br label %.preheader84


 <State 9>: 1.57ns
ST_9: window_0_0_read_as (148)  [1/1] 0.00ns
.preheader82.preheader:0  %window_0_0_read_as = alloca i32

ST_9: window_0_0 (149)  [1/1] 0.00ns
.preheader82.preheader:1  %window_0_0 = alloca i32

ST_9: window_0_1 (150)  [1/1] 0.00ns
.preheader82.preheader:2  %window_0_1 = alloca i32

ST_9: window_1_0_read_as (151)  [1/1] 0.00ns
.preheader82.preheader:3  %window_1_0_read_as = alloca i32

ST_9: window_2_0_read_as (152)  [1/1] 0.00ns
.preheader82.preheader:4  %window_2_0_read_as = alloca i32

ST_9: lineBuffer_0_3_5 (153)  [1/1] 0.00ns
.preheader82.preheader:5  %lineBuffer_0_3_5 = alloca i32

ST_9: lineBuffer_0_3_8 (154)  [1/1] 0.00ns
.preheader82.preheader:6  %lineBuffer_0_3_8 = alloca i32

ST_9: window_2_2_2_load (155)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader82.preheader:7  %window_2_2_2_load = load i32* %window_2_2_2

ST_9: window_2_1 (156)  [1/1] 0.00ns
.preheader82.preheader:8  %window_2_1 = alloca i32

ST_9: writeCount_1 (157)  [1/1] 0.00ns
.preheader82.preheader:9  %writeCount_1 = alloca i32

ST_9: readCount_1 (158)  [1/1] 0.00ns
.preheader82.preheader:10  %readCount_1 = alloca i32

ST_9: StgValue_148 (159)  [1/1] 1.57ns
.preheader82.preheader:11  store i32 6, i32* %readCount_1

ST_9: StgValue_149 (160)  [1/1] 1.57ns
.preheader82.preheader:12  store i32 0, i32* %writeCount_1

ST_9: StgValue_150 (161)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader82.preheader:13  store i32 %window_2_2_2_load, i32* %window_2_1

ST_9: StgValue_151 (162)  [1/1] 1.57ns
.preheader82.preheader:14  br label %.preheader82


 <State 10>: 5.20ns
ST_10: indvar_flatten6 (164)  [1/1] 0.00ns
.preheader82:0  %indvar_flatten6 = phi i5 [ %indvar_flatten_next7, %._crit_edge88_ifconv ], [ 0, %.preheader82.preheader ]

ST_10: exitcond_flatten8 (182)  [1/1] 1.91ns
.preheader82:18  %exitcond_flatten8 = icmp eq i5 %indvar_flatten6, -16

ST_10: indvar_flatten_next7 (183)  [1/1] 1.72ns
.preheader82:19  %indvar_flatten_next7 = add i5 %indvar_flatten6, 1

ST_10: readCount_1_load (246)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:161
._crit_edge_ifconv:2  %readCount_1_load = load i32* %readCount_1

ST_10: tmp_7 (261)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:161
._crit_edge_ifconv:17  %tmp_7 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %readCount_1_load, i32 4, i32 31)

ST_10: icmp (262)  [1/1] 2.46ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:161
._crit_edge_ifconv:18  %icmp = icmp slt i28 %tmp_7, 1

ST_10: StgValue_158 (266)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:161
._crit_edge_ifconv:22  br i1 %icmp, label %3, label %._crit_edge88_ifconv

ST_10: empty_12 (268)  [2/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:162
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_10: readCount (270)  [1/1] 2.44ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:163
:2  %readCount = add nsw i32 %readCount_1_load, 1

ST_10: StgValue_161 (271)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:163
:3  store i32 %readCount, i32* %readCount_1


 <State 11>: 7.35ns
ST_11: y_assign (165)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
.preheader82:1  %y_assign = phi i3 [ %y_assign_mid2, %._crit_edge88_ifconv ], [ 0, %.preheader82.preheader ]

ST_11: x_assign (175)  [1/1] 0.00ns
.preheader82:11  %x_assign = phi i3 [ %x_4, %._crit_edge88_ifconv ], [ 0, %.preheader82.preheader ]

ST_11: window_2_1_2 (181)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:17  %window_2_1_2 = load i32* %window_2_1

ST_11: empty_14 (190)  [1/1] 0.00ns
.preheader83:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_11: exitcond2 (191)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
.preheader83:1  %exitcond2 = icmp eq i3 %x_assign, -4

ST_11: x_assign_mid2 (192)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
.preheader83:2  %x_assign_mid2 = select i1 %exitcond2, i3 0, i3 %x_assign

ST_11: y_s (193)  [1/1] 0.80ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:131
.preheader83:3  %y_s = add i3 %y_assign, 1

ST_11: tmp_i_mid1 (194)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:4  %tmp_i_mid1 = icmp eq i3 %y_s, 0

ST_11: tmp_i (195)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:5  %tmp_i = icmp eq i3 %y_assign, 0

ST_11: tmp_i_mid2 (196)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136 (grouped into LUT with out node tmp1)
.preheader83:6  %tmp_i_mid2 = select i1 %exitcond2, i1 %tmp_i_mid1, i1 %tmp_i

ST_11: tmp_2_i_mid1 (197)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:7  %tmp_2_i_mid1 = icmp ugt i3 %y_s, 2

ST_11: tmp_2_i (198)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:8  %tmp_2_i = icmp ugt i3 %y_assign, 2

ST_11: tmp_2_i_mid2 (199)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136 (grouped into LUT with out node p_i)
.preheader83:9  %tmp_2_i_mid2 = select i1 %exitcond2, i1 %tmp_2_i_mid1, i1 %tmp_2_i

ST_11: y_assign_mid2 (200)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
.preheader83:10  %y_assign_mid2 = select i1 %exitcond2, i3 %y_s, i3 %y_assign

ST_11: tmp_4 (201)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
.preheader83:11  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_11: StgValue_177 (202)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:133
.preheader83:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_11: tmp_i_15 (203)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:13  %tmp_i_15 = icmp eq i3 %x_assign_mid2, 0

ST_11: tmp_1_i (204)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:14  %tmp_1_i = icmp ugt i3 %x_assign_mid2, 2

ST_11: tmp1 (205)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136 (out node of the LUT)
.preheader83:15  %tmp1 = or i1 %tmp_i_15, %tmp_i_mid2

ST_11: tmp2 (206)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136 (grouped into LUT with out node p_i)
.preheader83:16  %tmp2 = or i1 %tmp_1_i, %tmp_2_i_mid2

ST_11: p_i (207)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136 (out node of the LUT)
.preheader83:17  %p_i = or i1 %tmp2, %tmp1

ST_11: StgValue_183 (208)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:18  br i1 %p_i, label %._crit_edge_ifconv, label %2

ST_11: tmp_6 (247)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:3  %tmp_6 = trunc i3 %x_assign_mid2 to i2

ST_11: empty_12 (268)  [1/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:162
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_11: tmp_data_V_4 (269)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:162
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_11: StgValue_187 (272)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:162
:4  store i32 %tmp_data_V_4, i32* %window_2_1

ST_11: StgValue_188 (273)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:164
:5  br label %._crit_edge88_ifconv

ST_11: x_4 (284)  [1/1] 0.80ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge88_ifconv:9  %x_4 = add i3 %x_assign_mid2, 1


 <State 12>: 7.08ns
ST_12: lineBuffer_1_3_3 (166)  [1/1] 0.00ns
.preheader82:2  %lineBuffer_1_3_3 = phi i32 [ %lineBuffer_1_3_10, %._crit_edge88_ifconv ], [ %lineBuffer_1_3, %.preheader82.preheader ]

ST_12: lineBuffer_1_2_3 (167)  [1/1] 0.00ns
.preheader82:3  %lineBuffer_1_2_3 = phi i32 [ %lineBuffer_1_3_11, %._crit_edge88_ifconv ], [ %lineBuffer_1_2, %.preheader82.preheader ]

ST_12: lineBuffer_1_3_17 (168)  [1/1] 0.00ns
.preheader82:4  %lineBuffer_1_3_17 = phi i32 [ %lineBuffer_1_3_19, %._crit_edge88_ifconv ], [ %lineBuffer_1_3_5, %.preheader82.preheader ]

ST_12: lineBuffer_1_3_1 (169)  [1/1] 0.00ns
.preheader82:5  %lineBuffer_1_3_1 = phi i32 [ %lineBuffer_1_3_20, %._crit_edge88_ifconv ], [ %lineBuffer_1_3_8, %.preheader82.preheader ]

ST_12: lineBuffer_0_3_3 (170)  [1/1] 0.00ns
.preheader82:6  %lineBuffer_0_3_3 = phi i32 [ %lineBuffer_0_3_6, %._crit_edge88_ifconv ], [ %lineBuffer_0_3, %.preheader82.preheader ]

ST_12: lineBuffer_0_2_s (171)  [1/1] 0.00ns
.preheader82:7  %lineBuffer_0_2_s = phi i32 [ %lineBuffer_0_3_7, %._crit_edge88_ifconv ], [ %lineBuffer_0_2, %.preheader82.preheader ]

ST_12: window_2_0 (172)  [1/1] 0.00ns
.preheader82:8  %window_2_0 = phi i32 [ %window_2_1_2, %._crit_edge88_ifconv ], [ %window_2_1_1, %.preheader82.preheader ]

ST_12: window_1_1 (173)  [1/1] 0.00ns
.preheader82:9  %window_1_1 = phi i32 [ %lineBuffer_0_3_15, %._crit_edge88_ifconv ], [ %window_1_2_1, %.preheader82.preheader ]

ST_12: window_1_0 (174)  [1/1] 0.00ns
.preheader82:10  %window_1_0 = phi i32 [ %window_1_1, %._crit_edge88_ifconv ], [ %window_1_1_1, %.preheader82.preheader ]

ST_12: window_0_0_read_as_1 (176)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:12  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_12: window_0_0_load (177)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:13  %window_0_0_load = load i32* %window_0_0

ST_12: window_0_1_load_1 (178)  [1/1] 0.00ns
.preheader82:14  %window_0_1_load_1 = load i32* %window_0_1

ST_12: window_1_0_read_as_1 (179)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:15  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_12: window_2_0_read_as_1 (180)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:16  %window_2_0_read_as_1 = load i32* %window_2_0_read_as

ST_12: StgValue_204 (184)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:20  store i32 %window_2_0, i32* %window_2_0_read_as

ST_12: StgValue_205 (185)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
.preheader82:21  store i32 %window_1_0, i32* %window_1_0_read_as

ST_12: StgValue_206 (186)  [1/1] 0.00ns
.preheader82:22  store i32 %window_0_1_load_1, i32* %window_0_0

ST_12: StgValue_207 (187)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:23  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_12: StgValue_208 (188)  [1/1] 0.00ns
.preheader82:24  br i1 %exitcond_flatten8, label %4, label %.preheader83

ST_12: window_0_1_load (210)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:0  %window_0_1_load = load i32* %window_0_1

ST_12: kernelData_0_read (213)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:3  %kernelData_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_0)

ST_12: kernelData_1_read (214)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:4  %kernelData_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_1)

ST_12: kernelData_2_read (215)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:5  %kernelData_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_2)

ST_12: kernelData_3_read (216)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:6  %kernelData_3_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_3)

ST_12: kernelData_4_read (217)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:7  %kernelData_4_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_4)

ST_12: kernelData_5_read (218)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:8  %kernelData_5_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_5)

ST_12: kernelData_6_read (219)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:9  %kernelData_6_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_6)

ST_12: kernelData_7_read (220)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:10  %kernelData_7_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_7)

ST_12: kernelData_8_read (221)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:11  %kernelData_8_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_8)

ST_12: tmp_8_i (222)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:12  %tmp_8_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

ST_12: tmp_8_0_1_i (223)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:13  %tmp_8_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

ST_12: tmp_8_0_2_i (224)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:14  %tmp_8_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

ST_12: tmp_8_1_i (225)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:15  %tmp_8_1_i = mul i32 %kernelData_3_read, %window_1_0_read_as_1

ST_12: tmp_8_1_1_i (226)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:16  %tmp_8_1_1_i = mul i32 %kernelData_4_read, %window_1_0

ST_12: tmp_8_1_2_i (227)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:17  %tmp_8_1_2_i = mul i32 %kernelData_5_read, %window_1_1

ST_12: tmp_8_2_i (228)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:18  %tmp_8_2_i = mul i32 %kernelData_6_read, %window_2_0_read_as_1

ST_12: tmp_8_2_1_i (229)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:19  %tmp_8_2_1_i = mul i32 %kernelData_7_read, %window_2_0

ST_12: tmp_8_2_2_i (230)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:20  %tmp_8_2_2_i = mul i32 %kernelData_8_read, %window_2_1_2

ST_12: lineBuffer_0_3_5_l (244)  [1/1] 0.00ns
._crit_edge_ifconv:0  %lineBuffer_0_3_5_l = load i32* %lineBuffer_0_3_5

ST_12: lineBuffer_0_3_8_l (245)  [1/1] 0.00ns
._crit_edge_ifconv:1  %lineBuffer_0_3_8_l = load i32* %lineBuffer_0_3_8

ST_12: windowRightCol_0 (248)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:4  %windowRightCol_0 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %lineBuffer_0_3_5_l, i32 %lineBuffer_0_3_8_l, i32 %lineBuffer_0_2_s, i32 %lineBuffer_0_3_3, i2 %tmp_6)

ST_12: lineBuffer_0_3_15 (249)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:5  %lineBuffer_0_3_15 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %lineBuffer_1_3_1, i32 %lineBuffer_1_3_17, i32 %lineBuffer_1_2_3, i32 %lineBuffer_1_3_3, i2 %tmp_6)

ST_12: sel_tmp2 (250)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:6  %sel_tmp2 = icmp eq i2 %tmp_6, -2

ST_12: sel_tmp3 (251)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:7  %sel_tmp3 = icmp eq i2 %tmp_6, 1

ST_12: sel_tmp4 (252)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:8  %sel_tmp4 = icmp eq i2 %tmp_6, 0

ST_12: or_cond2 (253)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:9  %or_cond2 = or i1 %sel_tmp4, %sel_tmp3

ST_12: newSel4 (254)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (grouped into LUT with out node lineBuffer_0_3_6)
._crit_edge_ifconv:10  %newSel4 = select i1 %sel_tmp2, i32 %lineBuffer_0_3_3, i32 %lineBuffer_0_3_15

ST_12: lineBuffer_0_3_6 (255)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (out node of the LUT)
._crit_edge_ifconv:11  %lineBuffer_0_3_6 = select i1 %or_cond2, i32 %lineBuffer_0_3_3, i32 %newSel4

ST_12: newSel6 (256)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (grouped into LUT with out node lineBuffer_0_3_7)
._crit_edge_ifconv:12  %newSel6 = select i1 %sel_tmp2, i32 %lineBuffer_0_3_15, i32 %lineBuffer_0_2_s

ST_12: lineBuffer_0_3_7 (257)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (out node of the LUT)
._crit_edge_ifconv:13  %lineBuffer_0_3_7 = select i1 %or_cond2, i32 %lineBuffer_0_2_s, i32 %newSel6

ST_12: lineBuffer_0_3_9 (258)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (grouped into LUT with out node lineBuffer_0_3_13)
._crit_edge_ifconv:14  %lineBuffer_0_3_9 = select i1 %sel_tmp3, i32 %lineBuffer_0_3_15, i32 %lineBuffer_0_3_8_l

ST_12: lineBuffer_0_3_13 (259)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (out node of the LUT)
._crit_edge_ifconv:15  %lineBuffer_0_3_13 = select i1 %sel_tmp4, i32 %lineBuffer_0_3_8_l, i32 %lineBuffer_0_3_9

ST_12: lineBuffer_0_3_14 (260)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:16  %lineBuffer_0_3_14 = select i1 %sel_tmp4, i32 %lineBuffer_0_3_15, i32 %lineBuffer_0_3_5_l

ST_12: StgValue_243 (263)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:19  store i32 %lineBuffer_0_3_13, i32* %lineBuffer_0_3_8

ST_12: StgValue_244 (264)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:20  store i32 %lineBuffer_0_3_14, i32* %lineBuffer_0_3_5

ST_12: StgValue_245 (265)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:21  store i32 %windowRightCol_0, i32* %window_0_1

ST_12: lineBuffer_1_3_21 (275)  [1/1] 0.00ns
._crit_edge88_ifconv:0  %lineBuffer_1_3_21 = load i32* %window_2_1

ST_12: newSel8 (276)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (grouped into LUT with out node lineBuffer_1_3_10)
._crit_edge88_ifconv:1  %newSel8 = select i1 %sel_tmp2, i32 %lineBuffer_1_3_3, i32 %lineBuffer_1_3_21

ST_12: lineBuffer_1_3_10 (277)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (out node of the LUT)
._crit_edge88_ifconv:2  %lineBuffer_1_3_10 = select i1 %or_cond2, i32 %lineBuffer_1_3_3, i32 %newSel8

ST_12: newSel1 (278)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (grouped into LUT with out node lineBuffer_1_3_11)
._crit_edge88_ifconv:3  %newSel1 = select i1 %sel_tmp2, i32 %lineBuffer_1_3_21, i32 %lineBuffer_1_2_3

ST_12: lineBuffer_1_3_11 (279)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (out node of the LUT)
._crit_edge88_ifconv:4  %lineBuffer_1_3_11 = select i1 %or_cond2, i32 %lineBuffer_1_2_3, i32 %newSel1

ST_12: lineBuffer_1_3_18 (280)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (grouped into LUT with out node lineBuffer_1_3_19)
._crit_edge88_ifconv:5  %lineBuffer_1_3_18 = select i1 %sel_tmp3, i32 %lineBuffer_1_3_21, i32 %lineBuffer_1_3_17

ST_12: lineBuffer_1_3_19 (281)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (out node of the LUT)
._crit_edge88_ifconv:6  %lineBuffer_1_3_19 = select i1 %sel_tmp4, i32 %lineBuffer_1_3_17, i32 %lineBuffer_1_3_18

ST_12: lineBuffer_1_3_20 (282)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge88_ifconv:7  %lineBuffer_1_3_20 = select i1 %sel_tmp4, i32 %lineBuffer_1_3_21, i32 %lineBuffer_1_3_1

ST_12: empty_13 (283)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:178
._crit_edge88_ifconv:8  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_4)

ST_12: StgValue_255 (285)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge88_ifconv:10  br label %.preheader82


 <State 13>: 6.08ns
ST_13: tmp_8_i (222)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:12  %tmp_8_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

ST_13: tmp_8_0_1_i (223)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:13  %tmp_8_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

ST_13: tmp_8_0_2_i (224)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:14  %tmp_8_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

ST_13: tmp_8_1_i (225)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:15  %tmp_8_1_i = mul i32 %kernelData_3_read, %window_1_0_read_as_1

ST_13: tmp_8_1_1_i (226)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:16  %tmp_8_1_1_i = mul i32 %kernelData_4_read, %window_1_0

ST_13: tmp_8_1_2_i (227)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:17  %tmp_8_1_2_i = mul i32 %kernelData_5_read, %window_1_1

ST_13: tmp_8_2_i (228)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:18  %tmp_8_2_i = mul i32 %kernelData_6_read, %window_2_0_read_as_1

ST_13: tmp_8_2_1_i (229)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:19  %tmp_8_2_1_i = mul i32 %kernelData_7_read, %window_2_0

ST_13: tmp_8_2_2_i (230)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:20  %tmp_8_2_2_i = mul i32 %kernelData_8_read, %window_2_1_2


 <State 14>: 6.08ns
ST_14: tmp_8_i (222)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:12  %tmp_8_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

ST_14: tmp_8_0_1_i (223)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:13  %tmp_8_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

ST_14: tmp_8_0_2_i (224)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:14  %tmp_8_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

ST_14: tmp_8_1_i (225)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:15  %tmp_8_1_i = mul i32 %kernelData_3_read, %window_1_0_read_as_1

ST_14: tmp_8_1_1_i (226)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:16  %tmp_8_1_1_i = mul i32 %kernelData_4_read, %window_1_0

ST_14: tmp_8_1_2_i (227)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:17  %tmp_8_1_2_i = mul i32 %kernelData_5_read, %window_1_1

ST_14: tmp_8_2_i (228)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:18  %tmp_8_2_i = mul i32 %kernelData_6_read, %window_2_0_read_as_1

ST_14: tmp_8_2_1_i (229)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:19  %tmp_8_2_1_i = mul i32 %kernelData_7_read, %window_2_0

ST_14: tmp_8_2_2_i (230)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:20  %tmp_8_2_2_i = mul i32 %kernelData_8_read, %window_2_1_2


 <State 15>: 6.08ns
ST_15: tmp_8_i (222)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:12  %tmp_8_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

ST_15: tmp_8_0_1_i (223)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:13  %tmp_8_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

ST_15: tmp_8_0_2_i (224)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:14  %tmp_8_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

ST_15: tmp_8_1_i (225)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:15  %tmp_8_1_i = mul i32 %kernelData_3_read, %window_1_0_read_as_1

ST_15: tmp_8_1_1_i (226)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:16  %tmp_8_1_1_i = mul i32 %kernelData_4_read, %window_1_0

ST_15: tmp_8_1_2_i (227)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:17  %tmp_8_1_2_i = mul i32 %kernelData_5_read, %window_1_1

ST_15: tmp_8_2_i (228)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:18  %tmp_8_2_i = mul i32 %kernelData_6_read, %window_2_0_read_as_1

ST_15: tmp_8_2_1_i (229)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:19  %tmp_8_2_1_i = mul i32 %kernelData_7_read, %window_2_0

ST_15: tmp_8_2_2_i (230)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:20  %tmp_8_2_2_i = mul i32 %kernelData_8_read, %window_2_1_2


 <State 16>: 6.08ns
ST_16: tmp_8_i (222)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:12  %tmp_8_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

ST_16: tmp_8_0_1_i (223)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:13  %tmp_8_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

ST_16: tmp_8_0_2_i (224)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:14  %tmp_8_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

ST_16: tmp_8_1_i (225)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:15  %tmp_8_1_i = mul i32 %kernelData_3_read, %window_1_0_read_as_1

ST_16: tmp_8_1_1_i (226)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:16  %tmp_8_1_1_i = mul i32 %kernelData_4_read, %window_1_0

ST_16: tmp_8_1_2_i (227)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:17  %tmp_8_1_2_i = mul i32 %kernelData_5_read, %window_1_1

ST_16: tmp_8_2_i (228)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:18  %tmp_8_2_i = mul i32 %kernelData_6_read, %window_2_0_read_as_1

ST_16: tmp_8_2_1_i (229)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:19  %tmp_8_2_1_i = mul i32 %kernelData_7_read, %window_2_0

ST_16: tmp_8_2_2_i (230)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:20  %tmp_8_2_2_i = mul i32 %kernelData_8_read, %window_2_1_2


 <State 17>: 8.52ns
ST_17: tmp_8_i (222)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:12  %tmp_8_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

ST_17: tmp_8_0_1_i (223)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:13  %tmp_8_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

ST_17: tmp_8_0_2_i (224)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:14  %tmp_8_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

ST_17: tmp_8_1_i (225)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:15  %tmp_8_1_i = mul i32 %kernelData_3_read, %window_1_0_read_as_1

ST_17: tmp_8_1_1_i (226)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:16  %tmp_8_1_1_i = mul i32 %kernelData_4_read, %window_1_0

ST_17: tmp_8_1_2_i (227)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:17  %tmp_8_1_2_i = mul i32 %kernelData_5_read, %window_1_1

ST_17: tmp_8_2_i (228)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:18  %tmp_8_2_i = mul i32 %kernelData_6_read, %window_2_0_read_as_1

ST_17: tmp_8_2_1_i (229)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:19  %tmp_8_2_1_i = mul i32 %kernelData_7_read, %window_2_0

ST_17: tmp_8_2_2_i (230)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:20  %tmp_8_2_2_i = mul i32 %kernelData_8_read, %window_2_1_2

ST_17: tmp3 (231)  [1/1] 2.44ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:21  %tmp3 = add i32 %tmp_8_0_1_i, %tmp_8_i

ST_17: tmp4 (232)  [1/1] 2.44ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:22  %tmp4 = add i32 %tmp_8_0_2_i, %tmp_8_1_i


 <State 18>: 7.88ns
ST_18: writeCount_1_load (211)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:140
:1  %writeCount_1_load = load i32* %writeCount_1

ST_18: writeCount (212)  [1/1] 2.44ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:140
:2  %writeCount = add nsw i32 %writeCount_1_load, 1

ST_18: tmp5 (233)  [1/1] 1.97ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:23  %tmp5 = add i32 %tmp4, %tmp3

ST_18: tmp6 (234)  [1/1] 1.97ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:24  %tmp6 = add i32 %tmp_8_1_1_i, %tmp_8_1_2_i

ST_18: tmp7 (235)  [1/1] 1.97ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:25  %tmp7 = add i32 %tmp_8_2_1_i, %tmp_8_2_2_i

ST_18: tmp8 (236)  [1/1] 1.97ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:26  %tmp8 = add i32 %tmp7, %tmp_8_2_i

ST_18: tmp9 (237)  [1/1] 1.97ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:27  %tmp9 = add i32 %tmp8, %tmp6

ST_18: tmp_data_V (238)  [1/1] 1.97ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:28  %tmp_data_V = add i32 %tmp9, %tmp5

ST_18: tmp_last_V (239)  [1/1] 2.52ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:75->cnn_2d_conv_d4x4_k3x3/core.cpp:148
:29  %tmp_last_V = icmp eq i32 %writeCount, 4

ST_18: StgValue_312 (240)  [2/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:150
:30  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_18: StgValue_313 (241)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:74->cnn_2d_conv_d4x4_k3x3/core.cpp:148
:31  store i32 %writeCount, i32* %writeCount_1


 <State 19>: 0.00ns
ST_19: StgValue_314 (240)  [1/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:150
:30  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_19: StgValue_315 (242)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:151
:32  br label %._crit_edge_ifconv


 <State 20>: 0.00ns
ST_20: StgValue_316 (287)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:180
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernelData_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernelData_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernelData_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernelData_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernelData_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernelData_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernelData_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernelData_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernelData_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_21          (specbitsmap      ) [ 000000000000000000000]
StgValue_22          (specbitsmap      ) [ 000000000000000000000]
StgValue_23          (specbitsmap      ) [ 000000000000000000000]
StgValue_24          (specbitsmap      ) [ 000000000000000000000]
StgValue_25          (specbitsmap      ) [ 000000000000000000000]
StgValue_26          (specbitsmap      ) [ 000000000000000000000]
StgValue_27          (specbitsmap      ) [ 000000000000000000000]
StgValue_28          (specbitsmap      ) [ 000000000000000000000]
StgValue_29          (specbitsmap      ) [ 000000000000000000000]
StgValue_30          (specbitsmap      ) [ 000000000000000000000]
StgValue_31          (specbitsmap      ) [ 000000000000000000000]
StgValue_32          (specbitsmap      ) [ 000000000000000000000]
StgValue_33          (specbitsmap      ) [ 000000000000000000000]
StgValue_34          (specbitsmap      ) [ 000000000000000000000]
StgValue_35          (specbitsmap      ) [ 000000000000000000000]
StgValue_36          (specbitsmap      ) [ 000000000000000000000]
StgValue_37          (specbitsmap      ) [ 000000000000000000000]
StgValue_38          (specbitsmap      ) [ 000000000000000000000]
StgValue_39          (specbitsmap      ) [ 000000000000000000000]
StgValue_40          (specbitsmap      ) [ 000000000000000000000]
StgValue_41          (specbitsmap      ) [ 000000000000000000000]
StgValue_42          (specbitsmap      ) [ 000000000000000000000]
StgValue_43          (specbitsmap      ) [ 000000000000000000000]
StgValue_44          (specbitsmap      ) [ 000000000000000000000]
StgValue_45          (spectopmodule    ) [ 000000000000000000000]
StgValue_46          (specinterface    ) [ 000000000000000000000]
StgValue_47          (specinterface    ) [ 000000000000000000000]
StgValue_48          (specinterface    ) [ 000000000000000000000]
StgValue_49          (specinterface    ) [ 000000000000000000000]
StgValue_50          (specinterface    ) [ 000000000000000000000]
StgValue_51          (br               ) [ 011100000000000000000]
lineBuffer_0_3       (phi              ) [ 001111111111111111110]
lineBuffer_0_2       (phi              ) [ 001111111111111111110]
x                    (phi              ) [ 001000000000000000000]
exitcond1            (icmp             ) [ 001100000000000000000]
StgValue_56          (br               ) [ 000000000000000000000]
tmp_2                (trunc            ) [ 000000000000000000000]
cond                 (icmp             ) [ 001100000000000000000]
x_1                  (add              ) [ 011100000000000000000]
empty                (speclooptripcount) [ 000000000000000000000]
tmp                  (specregionbegin  ) [ 000000000000000000000]
StgValue_63          (specpipeline     ) [ 000000000000000000000]
empty_5              (read             ) [ 000000000000000000000]
tmp_data_V_2         (extractvalue     ) [ 000000000000000000000]
lineBuffer_0_3_1     (select           ) [ 011100000000000000000]
lineBuffer_0_3_4     (select           ) [ 011100000000000000000]
empty_6              (specregionend    ) [ 000000000000000000000]
StgValue_69          (br               ) [ 011100000000000000000]
StgValue_70          (br               ) [ 000011100000000000000]
lineBuffer_1_3       (phi              ) [ 000001111111111111110]
lineBuffer_1_2       (phi              ) [ 000001111111111111110]
lineBuffer_1_3_5     (phi              ) [ 000001111111111111110]
lineBuffer_1_3_8     (phi              ) [ 000001111111111111110]
x1                   (phi              ) [ 000001000000000000000]
exitcond4            (icmp             ) [ 000001100000000000000]
x_2                  (add              ) [ 000011100000000000000]
StgValue_78          (br               ) [ 000000000000000000000]
tmp_3                (trunc            ) [ 000001100000000000000]
empty_7              (speclooptripcount) [ 000000000000000000000]
tmp_1                (specregionbegin  ) [ 000000000000000000000]
StgValue_83          (specpipeline     ) [ 000000000000000000000]
empty_8              (read             ) [ 000000000000000000000]
tmp_data_V_3         (extractvalue     ) [ 000000000000000000000]
sel_tmp              (icmp             ) [ 000000000000000000000]
sel_tmp7             (icmp             ) [ 000000000000000000000]
sel_tmp9             (icmp             ) [ 000000000000000000000]
or_cond              (or               ) [ 000000000000000000000]
newSel               (select           ) [ 000000000000000000000]
lineBuffer_1_3_2     (select           ) [ 000011100000000000000]
newSel2              (select           ) [ 000000000000000000000]
lineBuffer_1_3_4     (select           ) [ 000011100000000000000]
lineBuffer_1_3_6     (select           ) [ 000000000000000000000]
lineBuffer_1_3_7     (select           ) [ 000011100000000000000]
lineBuffer_1_3_9     (select           ) [ 000011100000000000000]
empty_9              (specregionend    ) [ 000000000000000000000]
StgValue_98          (br               ) [ 000011100000000000000]
window_2_2_2         (alloca           ) [ 000000001100000000000]
StgValue_100         (br               ) [ 000000011000000000000]
indvar_flatten       (phi              ) [ 000000001000000000000]
y3                   (phi              ) [ 000000001000000000000]
window_2_1_1         (phi              ) [ 000000001111111111110]
window_1_2_1         (phi              ) [ 000000001111111111110]
window_1_1_1         (phi              ) [ 000000001111111111110]
x4                   (phi              ) [ 000000001000000000000]
exitcond_flatten     (icmp             ) [ 000000001000000000000]
indvar_flatten_next  (add              ) [ 000000011000000000000]
StgValue_109         (br               ) [ 000000000000000000000]
window_2_2_2_load_1  (load             ) [ 000000000000000000000]
empty_10             (speclooptripcount) [ 000000000000000000000]
exitcond             (icmp             ) [ 000000000000000000000]
x4_mid2              (select           ) [ 000000000000000000000]
cond1_mid1           (icmp             ) [ 000000000000000000000]
cond1                (icmp             ) [ 000000000000000000000]
cond1_mid2           (select           ) [ 000000000000000000000]
y9                   (add              ) [ 000000000000000000000]
y3_mid2              (select           ) [ 000000011000000000000]
tmp_5                (specregionbegin  ) [ 000000000000000000000]
StgValue_120         (specpipeline     ) [ 000000000000000000000]
x_3                  (add              ) [ 000000011000000000000]
cond2                (icmp             ) [ 000000000000000000000]
lineBuffer_load37_ph (select           ) [ 000000000000000000000]
lineBuffer_load38_ph (select           ) [ 000000000000000000000]
window_1_1_2         (select           ) [ 000000000000000000000]
window_2_2           (select           ) [ 000000000000000000000]
window_2_2_1         (select           ) [ 000000000000000000000]
window_2_2_3         (select           ) [ 000000000000000000000]
window_2_2_4         (select           ) [ 000000000000000000000]
window_2_2_5         (select           ) [ 000000000000000000000]
window_2_2_6         (select           ) [ 000000011000000000000]
window_2_2_7         (select           ) [ 000000011000000000000]
window_2_2_8         (select           ) [ 000000011000000000000]
empty_11             (specregionend    ) [ 000000000000000000000]
StgValue_135         (store            ) [ 000000000000000000000]
StgValue_136         (br               ) [ 000000011000000000000]
window_0_0_read_as   (alloca           ) [ 000000000011111111110]
window_0_0           (alloca           ) [ 000000000011111111110]
window_0_1           (alloca           ) [ 000000000011111111110]
window_1_0_read_as   (alloca           ) [ 000000000011111111110]
window_2_0_read_as   (alloca           ) [ 000000000011111111110]
lineBuffer_0_3_5     (alloca           ) [ 000000000011111111110]
lineBuffer_0_3_8     (alloca           ) [ 000000000011111111110]
window_2_2_2_load    (load             ) [ 000000000000000000000]
window_2_1           (alloca           ) [ 000000000111111111110]
writeCount_1         (alloca           ) [ 000000000111111111110]
readCount_1          (alloca           ) [ 000000000111111111110]
StgValue_148         (store            ) [ 000000000000000000000]
StgValue_149         (store            ) [ 000000000000000000000]
StgValue_150         (store            ) [ 000000000000000000000]
StgValue_151         (br               ) [ 000000000111111111110]
indvar_flatten6      (phi              ) [ 000000000010011111110]
exitcond_flatten8    (icmp             ) [ 000000000011111111110]
indvar_flatten_next7 (add              ) [ 000000000111111111110]
readCount_1_load     (load             ) [ 000000000000000000000]
tmp_7                (partselect       ) [ 000000000000000000000]
icmp                 (icmp             ) [ 000000000011111111110]
StgValue_158         (br               ) [ 000000000000000000000]
readCount            (add              ) [ 000000000000000000000]
StgValue_161         (store            ) [ 000000000000000000000]
y_assign             (phi              ) [ 000000000011011111110]
x_assign             (phi              ) [ 000000000011011111110]
window_2_1_2         (load             ) [ 000000000110111111000]
empty_14             (speclooptripcount) [ 000000000000000000000]
exitcond2            (icmp             ) [ 000000000000000000000]
x_assign_mid2        (select           ) [ 000000000000000000000]
y_s                  (add              ) [ 000000000000000000000]
tmp_i_mid1           (icmp             ) [ 000000000000000000000]
tmp_i                (icmp             ) [ 000000000000000000000]
tmp_i_mid2           (select           ) [ 000000000000000000000]
tmp_2_i_mid1         (icmp             ) [ 000000000000000000000]
tmp_2_i              (icmp             ) [ 000000000000000000000]
tmp_2_i_mid2         (select           ) [ 000000000000000000000]
y_assign_mid2        (select           ) [ 000000000111111111110]
tmp_4                (specregionbegin  ) [ 000000000010100000000]
StgValue_177         (specpipeline     ) [ 000000000000000000000]
tmp_i_15             (icmp             ) [ 000000000000000000000]
tmp_1_i              (icmp             ) [ 000000000000000000000]
tmp1                 (or               ) [ 000000000000000000000]
tmp2                 (or               ) [ 000000000000000000000]
p_i                  (or               ) [ 000000000010111111110]
StgValue_183         (br               ) [ 000000000000000000000]
tmp_6                (trunc            ) [ 000000000010100000000]
empty_12             (read             ) [ 000000000000000000000]
tmp_data_V_4         (extractvalue     ) [ 000000000000000000000]
StgValue_187         (store            ) [ 000000000000000000000]
StgValue_188         (br               ) [ 000000000000000000000]
x_4                  (add              ) [ 000000000111111111110]
lineBuffer_1_3_3     (phi              ) [ 000000000011111111110]
lineBuffer_1_2_3     (phi              ) [ 000000000011111111110]
lineBuffer_1_3_17    (phi              ) [ 000000000011111111110]
lineBuffer_1_3_1     (phi              ) [ 000000000011111111110]
lineBuffer_0_3_3     (phi              ) [ 000000000011111111110]
lineBuffer_0_2_s     (phi              ) [ 000000000011111111110]
window_2_0           (phi              ) [ 000000000010111111000]
window_1_1           (phi              ) [ 000000000111111111110]
window_1_0           (phi              ) [ 000000000011111111110]
window_0_0_read_as_1 (load             ) [ 000000000010011111000]
window_0_0_load      (load             ) [ 000000000010011111000]
window_0_1_load_1    (load             ) [ 000000000000000000000]
window_1_0_read_as_1 (load             ) [ 000000000010011111000]
window_2_0_read_as_1 (load             ) [ 000000000010011111000]
StgValue_204         (store            ) [ 000000000000000000000]
StgValue_205         (store            ) [ 000000000000000000000]
StgValue_206         (store            ) [ 000000000000000000000]
StgValue_207         (store            ) [ 000000000000000000000]
StgValue_208         (br               ) [ 000000000000000000000]
window_0_1_load      (load             ) [ 000000000010011111000]
kernelData_0_read    (read             ) [ 000000000010011111000]
kernelData_1_read    (read             ) [ 000000000010011111000]
kernelData_2_read    (read             ) [ 000000000010011111000]
kernelData_3_read    (read             ) [ 000000000010011111000]
kernelData_4_read    (read             ) [ 000000000010011111000]
kernelData_5_read    (read             ) [ 000000000010011111000]
kernelData_6_read    (read             ) [ 000000000010011111000]
kernelData_7_read    (read             ) [ 000000000010011111000]
kernelData_8_read    (read             ) [ 000000000010011111000]
lineBuffer_0_3_5_l   (load             ) [ 000000000000000000000]
lineBuffer_0_3_8_l   (load             ) [ 000000000000000000000]
windowRightCol_0     (mux              ) [ 000000000000000000000]
lineBuffer_0_3_15    (mux              ) [ 000000000111111111110]
sel_tmp2             (icmp             ) [ 000000000000000000000]
sel_tmp3             (icmp             ) [ 000000000000000000000]
sel_tmp4             (icmp             ) [ 000000000000000000000]
or_cond2             (or               ) [ 000000000000000000000]
newSel4              (select           ) [ 000000000000000000000]
lineBuffer_0_3_6     (select           ) [ 000000000111111111110]
newSel6              (select           ) [ 000000000000000000000]
lineBuffer_0_3_7     (select           ) [ 000000000111111111110]
lineBuffer_0_3_9     (select           ) [ 000000000000000000000]
lineBuffer_0_3_13    (select           ) [ 000000000000000000000]
lineBuffer_0_3_14    (select           ) [ 000000000000000000000]
StgValue_243         (store            ) [ 000000000000000000000]
StgValue_244         (store            ) [ 000000000000000000000]
StgValue_245         (store            ) [ 000000000000000000000]
lineBuffer_1_3_21    (load             ) [ 000000000000000000000]
newSel8              (select           ) [ 000000000000000000000]
lineBuffer_1_3_10    (select           ) [ 000000000111111111110]
newSel1              (select           ) [ 000000000000000000000]
lineBuffer_1_3_11    (select           ) [ 000000000111111111110]
lineBuffer_1_3_18    (select           ) [ 000000000000000000000]
lineBuffer_1_3_19    (select           ) [ 000000000111111111110]
lineBuffer_1_3_20    (select           ) [ 000000000111111111110]
empty_13             (specregionend    ) [ 000000000000000000000]
StgValue_255         (br               ) [ 000000000111111111110]
tmp_8_i              (mul              ) [ 000000000000000000000]
tmp_8_0_1_i          (mul              ) [ 000000000000000000000]
tmp_8_0_2_i          (mul              ) [ 000000000000000000000]
tmp_8_1_i            (mul              ) [ 000000000000000000000]
tmp_8_1_1_i          (mul              ) [ 000000000010000000100]
tmp_8_1_2_i          (mul              ) [ 000000000010000000100]
tmp_8_2_i            (mul              ) [ 000000000010000000100]
tmp_8_2_1_i          (mul              ) [ 000000000010000000100]
tmp_8_2_2_i          (mul              ) [ 000000000010000000100]
tmp3                 (add              ) [ 000000000010000000100]
tmp4                 (add              ) [ 000000000010000000100]
writeCount_1_load    (load             ) [ 000000000000000000000]
writeCount           (add              ) [ 000000000000000000000]
tmp5                 (add              ) [ 000000000000000000000]
tmp6                 (add              ) [ 000000000000000000000]
tmp7                 (add              ) [ 000000000000000000000]
tmp8                 (add              ) [ 000000000000000000000]
tmp9                 (add              ) [ 000000000000000000000]
tmp_data_V           (add              ) [ 000000000010000000010]
tmp_last_V           (icmp             ) [ 000000000010000000010]
StgValue_313         (store            ) [ 000000000000000000000]
StgValue_314         (write            ) [ 000000000000000000000]
StgValue_315         (br               ) [ 000000000000000000000]
StgValue_316         (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ctrl">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernelData_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelData_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernelData_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelData_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernelData_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelData_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernelData_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelData_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernelData_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelData_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernelData_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelData_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernelData_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelData_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernelData_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelData_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernelData_8">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelData_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_2d_conv_d4x4_k3x"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="window_2_2_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_2_2/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="window_0_0_read_as_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_read_as/9 "/>
</bind>
</comp>

<comp id="150" class="1004" name="window_0_0_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="window_0_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="window_1_0_read_as_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_read_as/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="window_2_0_read_as_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_read_as/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="lineBuffer_0_3_5_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_0_3_5/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="lineBuffer_0_3_8_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_0_3_8/9 "/>
</bind>
</comp>

<comp id="174" class="1004" name="window_2_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="writeCount_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="writeCount_1/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="readCount_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readCount_1/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="54" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="0" index="3" bw="4" slack="0"/>
<pin id="191" dir="0" index="4" bw="2" slack="0"/>
<pin id="192" dir="0" index="5" bw="1" slack="0"/>
<pin id="193" dir="0" index="6" bw="5" slack="0"/>
<pin id="194" dir="0" index="7" bw="6" slack="0"/>
<pin id="195" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_8/5 empty_12/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="kernelData_0_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelData_0_read/12 "/>
</bind>
</comp>

<comp id="210" class="1004" name="kernelData_1_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelData_1_read/12 "/>
</bind>
</comp>

<comp id="216" class="1004" name="kernelData_2_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelData_2_read/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="kernelData_3_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelData_3_read/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="kernelData_4_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelData_4_read/12 "/>
</bind>
</comp>

<comp id="234" class="1004" name="kernelData_5_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelData_5_read/12 "/>
</bind>
</comp>

<comp id="240" class="1004" name="kernelData_6_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelData_6_read/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="kernelData_7_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelData_7_read/12 "/>
</bind>
</comp>

<comp id="252" class="1004" name="kernelData_8_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelData_8_read/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="0" index="3" bw="4" slack="0"/>
<pin id="263" dir="0" index="4" bw="2" slack="0"/>
<pin id="264" dir="0" index="5" bw="1" slack="0"/>
<pin id="265" dir="0" index="6" bw="5" slack="0"/>
<pin id="266" dir="0" index="7" bw="6" slack="0"/>
<pin id="267" dir="0" index="8" bw="32" slack="0"/>
<pin id="268" dir="0" index="9" bw="1" slack="0"/>
<pin id="269" dir="0" index="10" bw="1" slack="0"/>
<pin id="270" dir="0" index="11" bw="1" slack="0"/>
<pin id="271" dir="0" index="12" bw="1" slack="0"/>
<pin id="272" dir="0" index="13" bw="1" slack="0"/>
<pin id="273" dir="0" index="14" bw="1" slack="0"/>
<pin id="274" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_312/18 "/>
</bind>
</comp>

<comp id="288" class="1005" name="lineBuffer_0_3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="lineBuffer_0_3_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="32" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_0_3/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="lineBuffer_0_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_2 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="lineBuffer_0_2_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="32" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_0_2/2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="x_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="x_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="3" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="lineBuffer_1_3_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="lineBuffer_1_3_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="1" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3/5 "/>
</bind>
</comp>

<comp id="335" class="1005" name="lineBuffer_1_2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_2 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="lineBuffer_1_2_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_2/5 "/>
</bind>
</comp>

<comp id="347" class="1005" name="lineBuffer_1_3_5_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_5 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="lineBuffer_1_3_5_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_5/5 "/>
</bind>
</comp>

<comp id="359" class="1005" name="lineBuffer_1_3_8_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_8 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="lineBuffer_1_3_8_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_8/5 "/>
</bind>
</comp>

<comp id="371" class="1005" name="x1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="1"/>
<pin id="373" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="x1_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/5 "/>
</bind>
</comp>

<comp id="382" class="1005" name="indvar_flatten_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="1"/>
<pin id="384" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="indvar_flatten_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="393" class="1005" name="y3_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="1"/>
<pin id="395" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y3 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="y3_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y3/8 "/>
</bind>
</comp>

<comp id="404" class="1005" name="window_2_1_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_1_1 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="window_2_1_1_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="1" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_1_1/8 "/>
</bind>
</comp>

<comp id="416" class="1005" name="window_1_2_1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="window_1_2_1_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="1" slack="1"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_2_1/8 "/>
</bind>
</comp>

<comp id="428" class="1005" name="window_1_1_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="window_1_1_1_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="1" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1_1/8 "/>
</bind>
</comp>

<comp id="440" class="1005" name="x4_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="1"/>
<pin id="442" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x4 (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="x4_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="1" slack="1"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x4/8 "/>
</bind>
</comp>

<comp id="451" class="1005" name="indvar_flatten6_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="1"/>
<pin id="453" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="indvar_flatten6_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="1" slack="1"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/10 "/>
</bind>
</comp>

<comp id="462" class="1005" name="y_assign_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="2"/>
<pin id="464" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="y_assign_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="1" slack="2"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/11 "/>
</bind>
</comp>

<comp id="473" class="1005" name="x_assign_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="2"/>
<pin id="475" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="x_assign_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="0"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="1" slack="2"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/11 "/>
</bind>
</comp>

<comp id="484" class="1005" name="lineBuffer_1_3_3_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="486" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_3 (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="lineBuffer_1_3_3_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="32" slack="6"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_3/12 "/>
</bind>
</comp>

<comp id="494" class="1005" name="lineBuffer_1_2_3_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="496" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_1_2_3 (phireg) "/>
</bind>
</comp>

<comp id="497" class="1004" name="lineBuffer_1_2_3_phi_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="32" slack="6"/>
<pin id="501" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_2_3/12 "/>
</bind>
</comp>

<comp id="504" class="1005" name="lineBuffer_1_3_17_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="506" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_17 (phireg) "/>
</bind>
</comp>

<comp id="507" class="1004" name="lineBuffer_1_3_17_phi_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="32" slack="6"/>
<pin id="511" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_17/12 "/>
</bind>
</comp>

<comp id="514" class="1005" name="lineBuffer_1_3_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="516" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_1 (phireg) "/>
</bind>
</comp>

<comp id="517" class="1004" name="lineBuffer_1_3_1_phi_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="32" slack="6"/>
<pin id="521" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_1/12 "/>
</bind>
</comp>

<comp id="524" class="1005" name="lineBuffer_0_3_3_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="526" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_3 (phireg) "/>
</bind>
</comp>

<comp id="527" class="1004" name="lineBuffer_0_3_3_phi_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="32" slack="8"/>
<pin id="531" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_0_3_3/12 "/>
</bind>
</comp>

<comp id="534" class="1005" name="lineBuffer_0_2_s_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="536" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_0_2_s (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="lineBuffer_0_2_s_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="32" slack="8"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_0_2_s/12 "/>
</bind>
</comp>

<comp id="544" class="1005" name="window_2_0_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_2_0 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="window_2_0_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="32" slack="4"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_0/12 "/>
</bind>
</comp>

<comp id="555" class="1005" name="window_1_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_1 (phireg) "/>
</bind>
</comp>

<comp id="558" class="1004" name="window_1_1_phi_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="32" slack="4"/>
<pin id="562" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1/12 "/>
</bind>
</comp>

<comp id="566" class="1005" name="window_1_0_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_1_0 (phireg) "/>
</bind>
</comp>

<comp id="569" class="1004" name="window_1_0_phi_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="2" bw="32" slack="4"/>
<pin id="573" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_0/12 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="54" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 tmp_data_V_3/6 tmp_data_V_4/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_2_load_1/8 window_2_2_2_load/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="exitcond1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="3" slack="0"/>
<pin id="587" dir="0" index="1" bw="3" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="0"/>
<pin id="593" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="cond_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="0" index="1" bw="2" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="x_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="3" slack="0"/>
<pin id="604" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="lineBuffer_0_3_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="0" index="1" bw="32" slack="1"/>
<pin id="610" dir="0" index="2" bw="32" slack="0"/>
<pin id="611" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_1/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="lineBuffer_0_3_4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="32" slack="1"/>
<pin id="618" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_4/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="exitcond4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="0"/>
<pin id="623" dir="0" index="1" bw="3" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="x_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sel_tmp_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="1"/>
<pin id="639" dir="0" index="1" bw="2" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sel_tmp7_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="2" slack="1"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sel_tmp9_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="1"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp9/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="or_cond_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="newSel_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="1"/>
<pin id="661" dir="0" index="2" bw="32" slack="0"/>
<pin id="662" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="lineBuffer_1_3_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="1"/>
<pin id="669" dir="0" index="2" bw="32" slack="0"/>
<pin id="670" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_2/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="newSel2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="0" index="2" bw="32" slack="1"/>
<pin id="678" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="lineBuffer_1_3_4_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="1"/>
<pin id="685" dir="0" index="2" bw="32" slack="0"/>
<pin id="686" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_4/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="lineBuffer_1_3_6_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="32" slack="1"/>
<pin id="694" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_6/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="lineBuffer_1_3_7_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="1"/>
<pin id="701" dir="0" index="2" bw="32" slack="0"/>
<pin id="702" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_7/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="lineBuffer_1_3_9_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="0" index="2" bw="32" slack="1"/>
<pin id="710" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_9/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="exitcond_flatten_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="0"/>
<pin id="716" dir="0" index="1" bw="3" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="indvar_flatten_next_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="3" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="exitcond_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="2" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="x4_mid2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="0" index="2" bw="2" slack="0"/>
<pin id="736" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x4_mid2/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="cond1_mid1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="2" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1_mid1/8 "/>
</bind>
</comp>

<comp id="746" class="1004" name="cond1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="2" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/8 "/>
</bind>
</comp>

<comp id="752" class="1004" name="cond1_mid2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="0" index="2" bw="1" slack="0"/>
<pin id="756" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond1_mid2/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="y9_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="2" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y9/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="y3_mid2_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="2" slack="0"/>
<pin id="769" dir="0" index="2" bw="2" slack="0"/>
<pin id="770" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y3_mid2/8 "/>
</bind>
</comp>

<comp id="774" class="1004" name="x_3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="780" class="1004" name="cond2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="2" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond2/8 "/>
</bind>
</comp>

<comp id="786" class="1004" name="lineBuffer_load37_ph_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="32" slack="4"/>
<pin id="789" dir="0" index="2" bw="32" slack="4"/>
<pin id="790" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_load37_ph/8 "/>
</bind>
</comp>

<comp id="794" class="1004" name="lineBuffer_load38_ph_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="2"/>
<pin id="797" dir="0" index="2" bw="32" slack="2"/>
<pin id="798" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_load38_ph/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="window_1_1_2_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="32" slack="0"/>
<pin id="805" dir="0" index="2" bw="32" slack="0"/>
<pin id="806" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_1_1_2/8 "/>
</bind>
</comp>

<comp id="810" class="1004" name="window_2_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="32" slack="0"/>
<pin id="814" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2/8 "/>
</bind>
</comp>

<comp id="818" class="1004" name="window_2_2_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="0" index="2" bw="32" slack="0"/>
<pin id="822" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1/8 "/>
</bind>
</comp>

<comp id="826" class="1004" name="window_2_2_3_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="32" slack="0"/>
<pin id="829" dir="0" index="2" bw="32" slack="0"/>
<pin id="830" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_3/8 "/>
</bind>
</comp>

<comp id="834" class="1004" name="window_2_2_4_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="32" slack="0"/>
<pin id="837" dir="0" index="2" bw="32" slack="0"/>
<pin id="838" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_4/8 "/>
</bind>
</comp>

<comp id="842" class="1004" name="window_2_2_5_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="0" index="2" bw="32" slack="0"/>
<pin id="846" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_5/8 "/>
</bind>
</comp>

<comp id="850" class="1004" name="window_2_2_6_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="0"/>
<pin id="853" dir="0" index="2" bw="32" slack="0"/>
<pin id="854" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_6/8 "/>
</bind>
</comp>

<comp id="858" class="1004" name="window_2_2_7_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="32" slack="0"/>
<pin id="861" dir="0" index="2" bw="32" slack="0"/>
<pin id="862" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_7/8 "/>
</bind>
</comp>

<comp id="866" class="1004" name="window_2_2_8_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="32" slack="0"/>
<pin id="869" dir="0" index="2" bw="32" slack="0"/>
<pin id="870" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_8/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="StgValue_135_store_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="32" slack="1"/>
<pin id="877" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/8 "/>
</bind>
</comp>

<comp id="879" class="1004" name="StgValue_148_store_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="4" slack="0"/>
<pin id="881" dir="0" index="1" bw="32" slack="0"/>
<pin id="882" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/9 "/>
</bind>
</comp>

<comp id="884" class="1004" name="StgValue_149_store_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_149/9 "/>
</bind>
</comp>

<comp id="889" class="1004" name="StgValue_150_store_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="0" index="1" bw="32" slack="0"/>
<pin id="892" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_150/9 "/>
</bind>
</comp>

<comp id="894" class="1004" name="exitcond_flatten8_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="0" index="1" bw="5" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/10 "/>
</bind>
</comp>

<comp id="900" class="1004" name="indvar_flatten_next7_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="5" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="readCount_1_load_load_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readCount_1_load/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_7_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="28" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="0" index="2" bw="4" slack="0"/>
<pin id="913" dir="0" index="3" bw="6" slack="0"/>
<pin id="914" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="919" class="1004" name="icmp_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="28" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="readCount_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="readCount/10 "/>
</bind>
</comp>

<comp id="931" class="1004" name="StgValue_161_store_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="1"/>
<pin id="934" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/10 "/>
</bind>
</comp>

<comp id="936" class="1004" name="window_2_1_2_load_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="2"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_2/11 "/>
</bind>
</comp>

<comp id="939" class="1004" name="exitcond2_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="3" slack="0"/>
<pin id="941" dir="0" index="1" bw="3" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="945" class="1004" name="x_assign_mid2_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="0" index="2" bw="3" slack="0"/>
<pin id="949" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/11 "/>
</bind>
</comp>

<comp id="953" class="1004" name="y_s_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="3" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/11 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_i_mid1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="3" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_mid1/11 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_i_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="3" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_i_mid2_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="0" index="2" bw="1" slack="0"/>
<pin id="975" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_mid2/11 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_2_i_mid1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="3" slack="0"/>
<pin id="981" dir="0" index="1" bw="3" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i_mid1/11 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_2_i_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="3" slack="0"/>
<pin id="987" dir="0" index="1" bw="3" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/11 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_2_i_mid2_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="0" index="2" bw="1" slack="0"/>
<pin id="995" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_i_mid2/11 "/>
</bind>
</comp>

<comp id="999" class="1004" name="y_assign_mid2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="3" slack="0"/>
<pin id="1002" dir="0" index="2" bw="3" slack="0"/>
<pin id="1003" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_mid2/11 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp_i_15_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="3" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_15/11 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="tmp_1_i_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="3" slack="0"/>
<pin id="1015" dir="0" index="1" bw="3" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/11 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp1_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/11 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp2_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="p_i_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_i/11 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_6_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="3" slack="0"/>
<pin id="1039" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="StgValue_187_store_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="0"/>
<pin id="1043" dir="0" index="1" bw="32" slack="2"/>
<pin id="1044" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_187/11 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="x_4_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/11 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="window_0_0_read_as_1_load_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="3"/>
<pin id="1054" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="window_0_0_load_load_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="3"/>
<pin id="1057" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/12 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="window_0_1_load_1_load_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="3"/>
<pin id="1060" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load_1/12 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="window_1_0_read_as_1_load_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="3"/>
<pin id="1063" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="window_2_0_read_as_1_load_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="3"/>
<pin id="1066" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="StgValue_204_store_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="0"/>
<pin id="1069" dir="0" index="1" bw="32" slack="3"/>
<pin id="1070" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_204/12 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="StgValue_205_store_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="0" index="1" bw="32" slack="3"/>
<pin id="1075" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_205/12 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="StgValue_206_store_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="0"/>
<pin id="1079" dir="0" index="1" bw="32" slack="3"/>
<pin id="1080" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/12 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="StgValue_207_store_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="0"/>
<pin id="1084" dir="0" index="1" bw="32" slack="3"/>
<pin id="1085" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_207/12 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="window_0_1_load_load_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="3"/>
<pin id="1089" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/12 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="grp_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="0"/>
<pin id="1092" dir="0" index="1" bw="32" slack="0"/>
<pin id="1093" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_i/12 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="grp_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="0"/>
<pin id="1098" dir="0" index="1" bw="32" slack="0"/>
<pin id="1099" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_0_1_i/12 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="grp_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="0"/>
<pin id="1104" dir="0" index="1" bw="32" slack="0"/>
<pin id="1105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_0_2_i/12 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="grp_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="0"/>
<pin id="1110" dir="0" index="1" bw="32" slack="0"/>
<pin id="1111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_i/12 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="grp_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="0"/>
<pin id="1116" dir="0" index="1" bw="32" slack="0"/>
<pin id="1117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_1_i/12 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="grp_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="0" index="1" bw="32" slack="0"/>
<pin id="1123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_2_i/12 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="grp_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="0"/>
<pin id="1128" dir="0" index="1" bw="32" slack="0"/>
<pin id="1129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_2_i/12 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="grp_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="0"/>
<pin id="1134" dir="0" index="1" bw="32" slack="0"/>
<pin id="1135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_2_1_i/12 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="grp_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="0"/>
<pin id="1140" dir="0" index="1" bw="32" slack="1"/>
<pin id="1141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_2_2_i/12 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="lineBuffer_0_3_5_l_load_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="3"/>
<pin id="1145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lineBuffer_0_3_5_l/12 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="lineBuffer_0_3_8_l_load_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="3"/>
<pin id="1148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lineBuffer_0_3_8_l/12 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="windowRightCol_0_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="0"/>
<pin id="1151" dir="0" index="1" bw="32" slack="0"/>
<pin id="1152" dir="0" index="2" bw="32" slack="0"/>
<pin id="1153" dir="0" index="3" bw="32" slack="0"/>
<pin id="1154" dir="0" index="4" bw="32" slack="0"/>
<pin id="1155" dir="0" index="5" bw="2" slack="1"/>
<pin id="1156" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="windowRightCol_0/12 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="lineBuffer_0_3_15_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="0"/>
<pin id="1164" dir="0" index="1" bw="32" slack="0"/>
<pin id="1165" dir="0" index="2" bw="32" slack="0"/>
<pin id="1166" dir="0" index="3" bw="32" slack="0"/>
<pin id="1167" dir="0" index="4" bw="32" slack="0"/>
<pin id="1168" dir="0" index="5" bw="2" slack="1"/>
<pin id="1169" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="lineBuffer_0_3_15/12 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="sel_tmp2_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="2" slack="1"/>
<pin id="1177" dir="0" index="1" bw="2" slack="0"/>
<pin id="1178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/12 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="sel_tmp3_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="2" slack="1"/>
<pin id="1182" dir="0" index="1" bw="1" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/12 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="sel_tmp4_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="2" slack="1"/>
<pin id="1187" dir="0" index="1" bw="1" slack="0"/>
<pin id="1188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/12 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="or_cond2_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="0"/>
<pin id="1192" dir="0" index="1" bw="1" slack="0"/>
<pin id="1193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/12 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="newSel4_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="0"/>
<pin id="1198" dir="0" index="1" bw="32" slack="0"/>
<pin id="1199" dir="0" index="2" bw="32" slack="0"/>
<pin id="1200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/12 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="lineBuffer_0_3_6_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="0"/>
<pin id="1206" dir="0" index="1" bw="32" slack="0"/>
<pin id="1207" dir="0" index="2" bw="32" slack="0"/>
<pin id="1208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_6/12 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="newSel6_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="0"/>
<pin id="1214" dir="0" index="1" bw="32" slack="0"/>
<pin id="1215" dir="0" index="2" bw="32" slack="0"/>
<pin id="1216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/12 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="lineBuffer_0_3_7_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="32" slack="0"/>
<pin id="1223" dir="0" index="2" bw="32" slack="0"/>
<pin id="1224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_7/12 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="lineBuffer_0_3_9_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="0"/>
<pin id="1230" dir="0" index="1" bw="32" slack="0"/>
<pin id="1231" dir="0" index="2" bw="32" slack="0"/>
<pin id="1232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_9/12 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="lineBuffer_0_3_13_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="0"/>
<pin id="1238" dir="0" index="1" bw="32" slack="0"/>
<pin id="1239" dir="0" index="2" bw="32" slack="0"/>
<pin id="1240" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_13/12 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="lineBuffer_0_3_14_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="0"/>
<pin id="1246" dir="0" index="1" bw="32" slack="0"/>
<pin id="1247" dir="0" index="2" bw="32" slack="0"/>
<pin id="1248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_14/12 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="StgValue_243_store_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="0"/>
<pin id="1254" dir="0" index="1" bw="32" slack="3"/>
<pin id="1255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_243/12 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="StgValue_244_store_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="0"/>
<pin id="1259" dir="0" index="1" bw="32" slack="3"/>
<pin id="1260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_244/12 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="StgValue_245_store_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="0"/>
<pin id="1264" dir="0" index="1" bw="32" slack="3"/>
<pin id="1265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_245/12 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="lineBuffer_1_3_21_load_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="3"/>
<pin id="1269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lineBuffer_1_3_21/12 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="newSel8_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="0"/>
<pin id="1272" dir="0" index="1" bw="32" slack="0"/>
<pin id="1273" dir="0" index="2" bw="32" slack="0"/>
<pin id="1274" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/12 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="lineBuffer_1_3_10_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="0"/>
<pin id="1280" dir="0" index="1" bw="32" slack="0"/>
<pin id="1281" dir="0" index="2" bw="32" slack="0"/>
<pin id="1282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_10/12 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="newSel1_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="32" slack="0"/>
<pin id="1289" dir="0" index="2" bw="32" slack="0"/>
<pin id="1290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/12 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="lineBuffer_1_3_11_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="0"/>
<pin id="1296" dir="0" index="1" bw="32" slack="0"/>
<pin id="1297" dir="0" index="2" bw="32" slack="0"/>
<pin id="1298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_11/12 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="lineBuffer_1_3_18_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="0"/>
<pin id="1304" dir="0" index="1" bw="32" slack="0"/>
<pin id="1305" dir="0" index="2" bw="32" slack="0"/>
<pin id="1306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_18/12 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="lineBuffer_1_3_19_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="0"/>
<pin id="1312" dir="0" index="1" bw="32" slack="0"/>
<pin id="1313" dir="0" index="2" bw="32" slack="0"/>
<pin id="1314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_19/12 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="lineBuffer_1_3_20_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="0"/>
<pin id="1320" dir="0" index="1" bw="32" slack="0"/>
<pin id="1321" dir="0" index="2" bw="32" slack="0"/>
<pin id="1322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_20/12 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="tmp3_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="0"/>
<pin id="1328" dir="0" index="1" bw="32" slack="0"/>
<pin id="1329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/17 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="tmp4_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="0"/>
<pin id="1334" dir="0" index="1" bw="32" slack="0"/>
<pin id="1335" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/17 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="writeCount_1_load_load_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="9"/>
<pin id="1340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="writeCount_1_load/18 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="writeCount_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="0"/>
<pin id="1343" dir="0" index="1" bw="1" slack="0"/>
<pin id="1344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="writeCount/18 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp5_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="1"/>
<pin id="1349" dir="0" index="1" bw="32" slack="1"/>
<pin id="1350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/18 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="tmp6_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="0" index="1" bw="32" slack="1"/>
<pin id="1354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/18 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="tmp7_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="1"/>
<pin id="1357" dir="0" index="1" bw="32" slack="1"/>
<pin id="1358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/18 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="tmp8_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="0"/>
<pin id="1361" dir="0" index="1" bw="32" slack="1"/>
<pin id="1362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/18 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="tmp9_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="0"/>
<pin id="1366" dir="0" index="1" bw="32" slack="0"/>
<pin id="1367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/18 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="tmp_data_V_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="0"/>
<pin id="1372" dir="0" index="1" bw="32" slack="0"/>
<pin id="1373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_V/18 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="tmp_last_V_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="32" slack="0"/>
<pin id="1379" dir="0" index="1" bw="4" slack="0"/>
<pin id="1380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/18 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="StgValue_313_store_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="0"/>
<pin id="1386" dir="0" index="1" bw="32" slack="9"/>
<pin id="1387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_313/18 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="exitcond1_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="1"/>
<pin id="1391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="cond_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="1"/>
<pin id="1395" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="1399" class="1005" name="x_1_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="3" slack="0"/>
<pin id="1401" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="lineBuffer_0_3_1_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="1"/>
<pin id="1406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_1 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="lineBuffer_0_3_4_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="1"/>
<pin id="1411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_4 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="exitcond4_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="1"/>
<pin id="1416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="x_2_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="3" slack="0"/>
<pin id="1420" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="tmp_3_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="2" slack="1"/>
<pin id="1425" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="lineBuffer_1_3_2_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="1"/>
<pin id="1432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_2 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="lineBuffer_1_3_4_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="1"/>
<pin id="1437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_4 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="lineBuffer_1_3_7_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="32" slack="1"/>
<pin id="1442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_7 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="lineBuffer_1_3_9_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="1"/>
<pin id="1447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_9 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="window_2_2_2_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="32" slack="1"/>
<pin id="1452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_2 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="indvar_flatten_next_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="3" slack="0"/>
<pin id="1461" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1464" class="1005" name="y3_mid2_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="2" slack="0"/>
<pin id="1466" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="y3_mid2 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="x_3_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="2" slack="0"/>
<pin id="1471" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="window_2_2_6_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="0"/>
<pin id="1476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_2_6 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="window_2_2_7_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="32" slack="0"/>
<pin id="1481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_2_7 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="window_2_2_8_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="0"/>
<pin id="1486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_2_8 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="window_0_0_read_as_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="3"/>
<pin id="1491" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_0_0_read_as "/>
</bind>
</comp>

<comp id="1495" class="1005" name="window_0_0_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="32" slack="3"/>
<pin id="1497" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="window_0_1_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="3"/>
<pin id="1503" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="window_1_0_read_as_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="3"/>
<pin id="1510" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_1_0_read_as "/>
</bind>
</comp>

<comp id="1514" class="1005" name="window_2_0_read_as_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="32" slack="3"/>
<pin id="1516" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_2_0_read_as "/>
</bind>
</comp>

<comp id="1520" class="1005" name="lineBuffer_0_3_5_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="32" slack="3"/>
<pin id="1522" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_5 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="lineBuffer_0_3_8_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="3"/>
<pin id="1528" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_8 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="window_2_1_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="32" slack="0"/>
<pin id="1534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_1 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="writeCount_1_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="0"/>
<pin id="1542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="writeCount_1 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="readCount_1_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="32" slack="0"/>
<pin id="1549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="readCount_1 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="exitcond_flatten8_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="1" slack="1"/>
<pin id="1556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="indvar_flatten_next7_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="5" slack="0"/>
<pin id="1560" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="icmp_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="1" slack="1"/>
<pin id="1565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1567" class="1005" name="window_2_1_2_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="32" slack="1"/>
<pin id="1569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_1_2 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="y_assign_mid2_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="3" slack="0"/>
<pin id="1575" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_mid2 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="p_i_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="1" slack="1"/>
<pin id="1580" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_i "/>
</bind>
</comp>

<comp id="1582" class="1005" name="tmp_6_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="2" slack="1"/>
<pin id="1584" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="x_4_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="3" slack="0"/>
<pin id="1593" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="window_0_0_read_as_1_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="32" slack="1"/>
<pin id="1598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_0_read_as_1 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="window_0_0_load_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="1"/>
<pin id="1603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_0_load "/>
</bind>
</comp>

<comp id="1606" class="1005" name="window_1_0_read_as_1_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="1"/>
<pin id="1608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_0_read_as_1 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="window_2_0_read_as_1_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="32" slack="1"/>
<pin id="1613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_0_read_as_1 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="window_0_1_load_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="1"/>
<pin id="1618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_1_load "/>
</bind>
</comp>

<comp id="1621" class="1005" name="kernelData_0_read_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="32" slack="1"/>
<pin id="1623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernelData_0_read "/>
</bind>
</comp>

<comp id="1626" class="1005" name="kernelData_1_read_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="32" slack="1"/>
<pin id="1628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernelData_1_read "/>
</bind>
</comp>

<comp id="1631" class="1005" name="kernelData_2_read_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="1"/>
<pin id="1633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernelData_2_read "/>
</bind>
</comp>

<comp id="1636" class="1005" name="kernelData_3_read_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="32" slack="1"/>
<pin id="1638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernelData_3_read "/>
</bind>
</comp>

<comp id="1641" class="1005" name="kernelData_4_read_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="32" slack="1"/>
<pin id="1643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernelData_4_read "/>
</bind>
</comp>

<comp id="1646" class="1005" name="kernelData_5_read_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="1"/>
<pin id="1648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernelData_5_read "/>
</bind>
</comp>

<comp id="1651" class="1005" name="kernelData_6_read_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="32" slack="1"/>
<pin id="1653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernelData_6_read "/>
</bind>
</comp>

<comp id="1656" class="1005" name="kernelData_7_read_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="32" slack="1"/>
<pin id="1658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernelData_7_read "/>
</bind>
</comp>

<comp id="1661" class="1005" name="kernelData_8_read_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="32" slack="1"/>
<pin id="1663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernelData_8_read "/>
</bind>
</comp>

<comp id="1666" class="1005" name="lineBuffer_0_3_15_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="32" slack="0"/>
<pin id="1668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_15 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="lineBuffer_0_3_6_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="32" slack="0"/>
<pin id="1673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_6 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="lineBuffer_0_3_7_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="32" slack="0"/>
<pin id="1678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_7 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="lineBuffer_1_3_10_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="32" slack="0"/>
<pin id="1683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_10 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="lineBuffer_1_3_11_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="32" slack="0"/>
<pin id="1688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_11 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="lineBuffer_1_3_19_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="32" slack="0"/>
<pin id="1693" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_19 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="lineBuffer_1_3_20_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="32" slack="0"/>
<pin id="1698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_20 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="tmp_8_1_1_i_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="32" slack="1"/>
<pin id="1703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_1_i "/>
</bind>
</comp>

<comp id="1706" class="1005" name="tmp_8_1_2_i_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="32" slack="1"/>
<pin id="1708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_2_i "/>
</bind>
</comp>

<comp id="1711" class="1005" name="tmp_8_2_i_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="32" slack="1"/>
<pin id="1713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_i "/>
</bind>
</comp>

<comp id="1716" class="1005" name="tmp_8_2_1_i_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="32" slack="1"/>
<pin id="1718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_1_i "/>
</bind>
</comp>

<comp id="1721" class="1005" name="tmp_8_2_2_i_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="32" slack="1"/>
<pin id="1723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_2_i "/>
</bind>
</comp>

<comp id="1726" class="1005" name="tmp3_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="32" slack="1"/>
<pin id="1728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="tmp4_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="32" slack="1"/>
<pin id="1733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="tmp_data_V_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="32" slack="1"/>
<pin id="1738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="1741" class="1005" name="tmp_last_V_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="1" slack="1"/>
<pin id="1743" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="58" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="58" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="58" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="58" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="196"><net_src comp="76" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="186" pin=7"/></net>

<net id="208"><net_src comp="130" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="130" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="130" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="130" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="130" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="130" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="130" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="130" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="130" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="275"><net_src comp="134" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="258" pin=5"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="258" pin=6"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="258" pin=7"/></net>

<net id="283"><net_src comp="136" pin="0"/><net_sink comp="258" pin=9"/></net>

<net id="284"><net_src comp="138" pin="0"/><net_sink comp="258" pin=10"/></net>

<net id="285"><net_src comp="104" pin="0"/><net_sink comp="258" pin=11"/></net>

<net id="286"><net_src comp="112" pin="0"/><net_sink comp="258" pin=13"/></net>

<net id="287"><net_src comp="140" pin="0"/><net_sink comp="258" pin=14"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="72" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="334"><net_src comp="327" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="346"><net_src comp="339" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="350"><net_src comp="70" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="358"><net_src comp="351" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="362"><net_src comp="70" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="370"><net_src comp="363" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="374"><net_src comp="96" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="96" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="102" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="415"><net_src comp="408" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="419"><net_src comp="70" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="427"><net_src comp="420" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="439"><net_src comp="432" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="443"><net_src comp="102" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="454"><net_src comp="112" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="96" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="476"><net_src comp="96" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="493"><net_src comp="323" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="503"><net_src comp="335" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="513"><net_src comp="347" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="523"><net_src comp="359" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="533"><net_src comp="288" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="543"><net_src comp="300" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="553"><net_src comp="404" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="554"><net_src comp="547" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="564"><net_src comp="416" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="565"><net_src comp="558" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="575"><net_src comp="555" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="428" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="577"><net_src comp="569" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="581"><net_src comp="186" pin="8"/><net_sink comp="578" pin=0"/></net>

<net id="589"><net_src comp="316" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="74" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="316" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="591" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="78" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="80" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="316" pin="4"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="288" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="578" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="578" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="620"><net_src comp="300" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="375" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="74" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="375" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="80" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="375" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="78" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="102" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="104" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="642" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="637" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="323" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="578" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="652" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="323" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="658" pin="3"/><net_sink comp="666" pin=2"/></net>

<net id="679"><net_src comp="637" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="578" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="335" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="652" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="335" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="674" pin="3"/><net_sink comp="682" pin=2"/></net>

<net id="695"><net_src comp="642" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="578" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="347" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="703"><net_src comp="647" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="347" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="690" pin="3"/><net_sink comp="698" pin=2"/></net>

<net id="711"><net_src comp="647" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="578" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="359" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="386" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="74" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="386" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="80" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="444" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="106" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="737"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="102" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="444" pin="4"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="397" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="104" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="397" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="102" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="726" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="740" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="746" pin="2"/><net_sink comp="752" pin=2"/></net>

<net id="764"><net_src comp="397" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="102" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="726" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="397" pin="4"/><net_sink comp="766" pin=2"/></net>

<net id="778"><net_src comp="732" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="102" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="732" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="102" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="300" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="288" pin="1"/><net_sink comp="786" pin=2"/></net>

<net id="799"><net_src comp="780" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="335" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="323" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="807"><net_src comp="752" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="786" pin="3"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="794" pin="3"/><net_sink comp="802" pin=2"/></net>

<net id="815"><net_src comp="780" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="420" pin="4"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="802" pin="3"/><net_sink comp="810" pin=2"/></net>

<net id="823"><net_src comp="780" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="802" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="432" pin="4"/><net_sink comp="818" pin=2"/></net>

<net id="831"><net_src comp="780" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="582" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="802" pin="3"/><net_sink comp="826" pin=2"/></net>

<net id="839"><net_src comp="780" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="802" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="408" pin="4"/><net_sink comp="834" pin=2"/></net>

<net id="847"><net_src comp="752" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="582" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="826" pin="3"/><net_sink comp="842" pin=2"/></net>

<net id="855"><net_src comp="752" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="408" pin="4"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="834" pin="3"/><net_sink comp="850" pin=2"/></net>

<net id="863"><net_src comp="752" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="810" pin="3"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="420" pin="4"/><net_sink comp="858" pin=2"/></net>

<net id="871"><net_src comp="752" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="818" pin="3"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="432" pin="4"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="842" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="110" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="62" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="582" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="898"><net_src comp="455" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="114" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="455" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="116" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="915"><net_src comp="118" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="906" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="120" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="918"><net_src comp="122" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="923"><net_src comp="909" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="124" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="906" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="58" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="943"><net_src comp="477" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="74" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="950"><net_src comp="939" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="96" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="477" pin="4"/><net_sink comp="945" pin=2"/></net>

<net id="957"><net_src comp="466" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="80" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="953" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="96" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="466" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="96" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="976"><net_src comp="939" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="959" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="978"><net_src comp="965" pin="2"/><net_sink comp="971" pin=2"/></net>

<net id="983"><net_src comp="953" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="72" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="466" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="72" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="996"><net_src comp="939" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="979" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="998"><net_src comp="985" pin="2"/><net_sink comp="991" pin=2"/></net>

<net id="1004"><net_src comp="939" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="953" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1006"><net_src comp="466" pin="4"/><net_sink comp="999" pin=2"/></net>

<net id="1011"><net_src comp="945" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="96" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1017"><net_src comp="945" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="72" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="1007" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="971" pin="3"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="1013" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="991" pin="3"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1019" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1040"><net_src comp="945" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="578" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1050"><net_src comp="945" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="80" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1071"><net_src comp="547" pin="4"/><net_sink comp="1067" pin=0"/></net>

<net id="1076"><net_src comp="569" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1081"><net_src comp="1058" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1086"><net_src comp="1055" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1094"><net_src comp="204" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1052" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="210" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1055" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="216" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="1087" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="222" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1061" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1118"><net_src comp="228" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="569" pin="4"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="234" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="558" pin="4"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="240" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1064" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="246" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="547" pin="4"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="252" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1157"><net_src comp="132" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1158"><net_src comp="1143" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="1146" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1160"><net_src comp="537" pin="4"/><net_sink comp="1149" pin=3"/></net>

<net id="1161"><net_src comp="527" pin="4"/><net_sink comp="1149" pin=4"/></net>

<net id="1170"><net_src comp="132" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1171"><net_src comp="517" pin="4"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="507" pin="4"/><net_sink comp="1162" pin=2"/></net>

<net id="1173"><net_src comp="497" pin="4"/><net_sink comp="1162" pin=3"/></net>

<net id="1174"><net_src comp="487" pin="4"/><net_sink comp="1162" pin=4"/></net>

<net id="1179"><net_src comp="78" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1184"><net_src comp="102" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1189"><net_src comp="104" pin="0"/><net_sink comp="1185" pin=1"/></net>

<net id="1194"><net_src comp="1185" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="1180" pin="2"/><net_sink comp="1190" pin=1"/></net>

<net id="1201"><net_src comp="1175" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1202"><net_src comp="527" pin="4"/><net_sink comp="1196" pin=1"/></net>

<net id="1203"><net_src comp="1162" pin="6"/><net_sink comp="1196" pin=2"/></net>

<net id="1209"><net_src comp="1190" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1210"><net_src comp="527" pin="4"/><net_sink comp="1204" pin=1"/></net>

<net id="1211"><net_src comp="1196" pin="3"/><net_sink comp="1204" pin=2"/></net>

<net id="1217"><net_src comp="1175" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1218"><net_src comp="1162" pin="6"/><net_sink comp="1212" pin=1"/></net>

<net id="1219"><net_src comp="537" pin="4"/><net_sink comp="1212" pin=2"/></net>

<net id="1225"><net_src comp="1190" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1226"><net_src comp="537" pin="4"/><net_sink comp="1220" pin=1"/></net>

<net id="1227"><net_src comp="1212" pin="3"/><net_sink comp="1220" pin=2"/></net>

<net id="1233"><net_src comp="1180" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1234"><net_src comp="1162" pin="6"/><net_sink comp="1228" pin=1"/></net>

<net id="1235"><net_src comp="1146" pin="1"/><net_sink comp="1228" pin=2"/></net>

<net id="1241"><net_src comp="1185" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1242"><net_src comp="1146" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1243"><net_src comp="1228" pin="3"/><net_sink comp="1236" pin=2"/></net>

<net id="1249"><net_src comp="1185" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1250"><net_src comp="1162" pin="6"/><net_sink comp="1244" pin=1"/></net>

<net id="1251"><net_src comp="1143" pin="1"/><net_sink comp="1244" pin=2"/></net>

<net id="1256"><net_src comp="1236" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1261"><net_src comp="1244" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1266"><net_src comp="1149" pin="6"/><net_sink comp="1262" pin=0"/></net>

<net id="1275"><net_src comp="1175" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1276"><net_src comp="487" pin="4"/><net_sink comp="1270" pin=1"/></net>

<net id="1277"><net_src comp="1267" pin="1"/><net_sink comp="1270" pin=2"/></net>

<net id="1283"><net_src comp="1190" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="487" pin="4"/><net_sink comp="1278" pin=1"/></net>

<net id="1285"><net_src comp="1270" pin="3"/><net_sink comp="1278" pin=2"/></net>

<net id="1291"><net_src comp="1175" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="1267" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="497" pin="4"/><net_sink comp="1286" pin=2"/></net>

<net id="1299"><net_src comp="1190" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1300"><net_src comp="497" pin="4"/><net_sink comp="1294" pin=1"/></net>

<net id="1301"><net_src comp="1286" pin="3"/><net_sink comp="1294" pin=2"/></net>

<net id="1307"><net_src comp="1180" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1308"><net_src comp="1267" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="1309"><net_src comp="507" pin="4"/><net_sink comp="1302" pin=2"/></net>

<net id="1315"><net_src comp="1185" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1316"><net_src comp="507" pin="4"/><net_sink comp="1310" pin=1"/></net>

<net id="1317"><net_src comp="1302" pin="3"/><net_sink comp="1310" pin=2"/></net>

<net id="1323"><net_src comp="1185" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1324"><net_src comp="1267" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="1325"><net_src comp="517" pin="4"/><net_sink comp="1318" pin=2"/></net>

<net id="1330"><net_src comp="1096" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="1090" pin="2"/><net_sink comp="1326" pin=1"/></net>

<net id="1336"><net_src comp="1102" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="1108" pin="2"/><net_sink comp="1332" pin=1"/></net>

<net id="1345"><net_src comp="1338" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="58" pin="0"/><net_sink comp="1341" pin=1"/></net>

<net id="1363"><net_src comp="1355" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1368"><net_src comp="1359" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="1351" pin="2"/><net_sink comp="1364" pin=1"/></net>

<net id="1374"><net_src comp="1364" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1375"><net_src comp="1347" pin="2"/><net_sink comp="1370" pin=1"/></net>

<net id="1376"><net_src comp="1370" pin="2"/><net_sink comp="258" pin=8"/></net>

<net id="1381"><net_src comp="1341" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1382"><net_src comp="120" pin="0"/><net_sink comp="1377" pin=1"/></net>

<net id="1383"><net_src comp="1377" pin="2"/><net_sink comp="258" pin=12"/></net>

<net id="1388"><net_src comp="1341" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1392"><net_src comp="585" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1396"><net_src comp="595" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1402"><net_src comp="601" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1407"><net_src comp="607" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1412"><net_src comp="614" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1417"><net_src comp="621" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1421"><net_src comp="627" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1426"><net_src comp="633" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1428"><net_src comp="1423" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1429"><net_src comp="1423" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1433"><net_src comp="666" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1438"><net_src comp="682" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1443"><net_src comp="698" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1448"><net_src comp="706" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1453"><net_src comp="142" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1455"><net_src comp="1450" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1462"><net_src comp="720" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1467"><net_src comp="766" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1472"><net_src comp="774" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1477"><net_src comp="850" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1482"><net_src comp="858" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1487"><net_src comp="866" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1492"><net_src comp="146" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1498"><net_src comp="150" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1500"><net_src comp="1495" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1504"><net_src comp="154" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1507"><net_src comp="1501" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1511"><net_src comp="158" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1517"><net_src comp="162" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1523"><net_src comp="166" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1525"><net_src comp="1520" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1529"><net_src comp="170" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1535"><net_src comp="174" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1537"><net_src comp="1532" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1538"><net_src comp="1532" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1539"><net_src comp="1532" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1543"><net_src comp="178" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1546"><net_src comp="1540" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="1550"><net_src comp="182" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1552"><net_src comp="1547" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1553"><net_src comp="1547" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1557"><net_src comp="894" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1561"><net_src comp="900" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1566"><net_src comp="919" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1570"><net_src comp="936" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1572"><net_src comp="1567" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1576"><net_src comp="999" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1581"><net_src comp="1031" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1585"><net_src comp="1037" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="1149" pin=5"/></net>

<net id="1587"><net_src comp="1582" pin="1"/><net_sink comp="1162" pin=5"/></net>

<net id="1588"><net_src comp="1582" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1589"><net_src comp="1582" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1590"><net_src comp="1582" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1594"><net_src comp="1046" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1599"><net_src comp="1052" pin="1"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1604"><net_src comp="1055" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1609"><net_src comp="1061" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1614"><net_src comp="1064" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1619"><net_src comp="1087" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1624"><net_src comp="204" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1629"><net_src comp="210" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1634"><net_src comp="216" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1639"><net_src comp="222" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1644"><net_src comp="228" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1649"><net_src comp="234" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1654"><net_src comp="240" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1659"><net_src comp="246" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1664"><net_src comp="252" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1669"><net_src comp="1162" pin="6"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1674"><net_src comp="1204" pin="3"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1679"><net_src comp="1220" pin="3"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1684"><net_src comp="1278" pin="3"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1689"><net_src comp="1294" pin="3"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1694"><net_src comp="1310" pin="3"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1699"><net_src comp="1318" pin="3"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1704"><net_src comp="1114" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1709"><net_src comp="1120" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1714"><net_src comp="1126" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1719"><net_src comp="1132" pin="2"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1724"><net_src comp="1138" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="1355" pin=1"/></net>

<net id="1729"><net_src comp="1326" pin="2"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="1734"><net_src comp="1332" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1739"><net_src comp="1370" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="258" pin=8"/></net>

<net id="1744"><net_src comp="1377" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="258" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {19 }
	Port: outStream_V_keep_V | {19 }
	Port: outStream_V_strb_V | {19 }
	Port: outStream_V_user_V | {19 }
	Port: outStream_V_last_V | {19 }
	Port: outStream_V_id_V | {19 }
	Port: outStream_V_dest_V | {19 }
 - Input state : 
	Port: cnn_2d_conv_d4x4_k3x3 : inStream_V_data_V | {2 5 10 }
	Port: cnn_2d_conv_d4x4_k3x3 : inStream_V_keep_V | {2 5 10 }
	Port: cnn_2d_conv_d4x4_k3x3 : inStream_V_strb_V | {2 5 10 }
	Port: cnn_2d_conv_d4x4_k3x3 : inStream_V_user_V | {2 5 10 }
	Port: cnn_2d_conv_d4x4_k3x3 : inStream_V_last_V | {2 5 10 }
	Port: cnn_2d_conv_d4x4_k3x3 : inStream_V_id_V | {2 5 10 }
	Port: cnn_2d_conv_d4x4_k3x3 : inStream_V_dest_V | {2 5 10 }
	Port: cnn_2d_conv_d4x4_k3x3 : kernelData_0 | {12 }
	Port: cnn_2d_conv_d4x4_k3x3 : kernelData_1 | {12 }
	Port: cnn_2d_conv_d4x4_k3x3 : kernelData_2 | {12 }
	Port: cnn_2d_conv_d4x4_k3x3 : kernelData_3 | {12 }
	Port: cnn_2d_conv_d4x4_k3x3 : kernelData_4 | {12 }
	Port: cnn_2d_conv_d4x4_k3x3 : kernelData_5 | {12 }
	Port: cnn_2d_conv_d4x4_k3x3 : kernelData_6 | {12 }
	Port: cnn_2d_conv_d4x4_k3x3 : kernelData_7 | {12 }
	Port: cnn_2d_conv_d4x4_k3x3 : kernelData_8 | {12 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		StgValue_56 : 2
		tmp_2 : 1
		cond : 2
		x_1 : 1
	State 3
		lineBuffer_0_3_1 : 1
		lineBuffer_0_3_4 : 1
		empty_6 : 1
	State 4
	State 5
		exitcond4 : 1
		x_2 : 1
		StgValue_78 : 2
		tmp_3 : 1
	State 6
		or_cond : 1
		newSel : 1
		lineBuffer_1_3_2 : 2
		newSel2 : 1
		lineBuffer_1_3_4 : 2
		lineBuffer_1_3_6 : 1
		lineBuffer_1_3_7 : 2
		lineBuffer_1_3_9 : 1
		empty_9 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_109 : 2
		exitcond : 1
		x4_mid2 : 2
		cond1_mid1 : 1
		cond1 : 1
		cond1_mid2 : 2
		y9 : 1
		y3_mid2 : 2
		x_3 : 3
		cond2 : 3
		lineBuffer_load37_ph : 4
		lineBuffer_load38_ph : 4
		window_1_1_2 : 5
		window_2_2 : 6
		window_2_2_1 : 6
		window_2_2_3 : 6
		window_2_2_4 : 6
		window_2_2_5 : 7
		window_2_2_6 : 7
		window_2_2_7 : 7
		window_2_2_8 : 7
		empty_11 : 1
		StgValue_135 : 8
	State 9
		StgValue_148 : 1
		StgValue_149 : 1
		StgValue_150 : 1
	State 10
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		tmp_7 : 1
		icmp : 2
		StgValue_158 : 3
		readCount : 1
		StgValue_161 : 2
	State 11
		exitcond2 : 1
		x_assign_mid2 : 2
		y_s : 1
		tmp_i_mid1 : 2
		tmp_i : 1
		tmp_i_mid2 : 3
		tmp_2_i_mid1 : 2
		tmp_2_i : 1
		tmp_2_i_mid2 : 3
		y_assign_mid2 : 2
		tmp_i_15 : 3
		tmp_1_i : 3
		tmp1 : 4
		tmp2 : 4
		p_i : 4
		StgValue_183 : 4
		tmp_6 : 3
		StgValue_187 : 1
		x_4 : 3
	State 12
		StgValue_204 : 1
		StgValue_205 : 1
		StgValue_206 : 1
		StgValue_207 : 1
		windowRightCol_0 : 1
		lineBuffer_0_3_15 : 1
		or_cond2 : 1
		newSel4 : 2
		lineBuffer_0_3_6 : 3
		newSel6 : 2
		lineBuffer_0_3_7 : 3
		lineBuffer_0_3_9 : 2
		lineBuffer_0_3_13 : 3
		lineBuffer_0_3_14 : 2
		StgValue_243 : 4
		StgValue_244 : 3
		StgValue_245 : 2
		newSel8 : 1
		lineBuffer_1_3_10 : 2
		newSel1 : 1
		lineBuffer_1_3_11 : 2
		lineBuffer_1_3_18 : 1
		lineBuffer_1_3_19 : 2
		lineBuffer_1_3_20 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp3 : 1
		tmp4 : 1
	State 18
		writeCount : 1
		tmp8 : 1
		tmp9 : 2
		tmp_data_V : 3
		tmp_last_V : 2
		StgValue_312 : 4
		StgValue_313 : 2
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |    lineBuffer_0_3_1_fu_607    |    0    |    0    |    32   |
|          |    lineBuffer_0_3_4_fu_614    |    0    |    0    |    32   |
|          |         newSel_fu_658         |    0    |    0    |    32   |
|          |    lineBuffer_1_3_2_fu_666    |    0    |    0    |    32   |
|          |         newSel2_fu_674        |    0    |    0    |    32   |
|          |    lineBuffer_1_3_4_fu_682    |    0    |    0    |    32   |
|          |    lineBuffer_1_3_6_fu_690    |    0    |    0    |    32   |
|          |    lineBuffer_1_3_7_fu_698    |    0    |    0    |    32   |
|          |    lineBuffer_1_3_9_fu_706    |    0    |    0    |    32   |
|          |         x4_mid2_fu_732        |    0    |    0    |    2    |
|          |       cond1_mid2_fu_752       |    0    |    0    |    1    |
|          |         y3_mid2_fu_766        |    0    |    0    |    2    |
|          |  lineBuffer_load37_ph_fu_786  |    0    |    0    |    32   |
|          |  lineBuffer_load38_ph_fu_794  |    0    |    0    |    32   |
|          |      window_1_1_2_fu_802      |    0    |    0    |    32   |
|          |       window_2_2_fu_810       |    0    |    0    |    32   |
|          |      window_2_2_1_fu_818      |    0    |    0    |    32   |
|          |      window_2_2_3_fu_826      |    0    |    0    |    32   |
|          |      window_2_2_4_fu_834      |    0    |    0    |    32   |
|          |      window_2_2_5_fu_842      |    0    |    0    |    32   |
|  select  |      window_2_2_6_fu_850      |    0    |    0    |    32   |
|          |      window_2_2_7_fu_858      |    0    |    0    |    32   |
|          |      window_2_2_8_fu_866      |    0    |    0    |    32   |
|          |      x_assign_mid2_fu_945     |    0    |    0    |    3    |
|          |       tmp_i_mid2_fu_971       |    0    |    0    |    1    |
|          |      tmp_2_i_mid2_fu_991      |    0    |    0    |    1    |
|          |      y_assign_mid2_fu_999     |    0    |    0    |    3    |
|          |        newSel4_fu_1196        |    0    |    0    |    32   |
|          |    lineBuffer_0_3_6_fu_1204   |    0    |    0    |    32   |
|          |        newSel6_fu_1212        |    0    |    0    |    32   |
|          |    lineBuffer_0_3_7_fu_1220   |    0    |    0    |    32   |
|          |    lineBuffer_0_3_9_fu_1228   |    0    |    0    |    32   |
|          |   lineBuffer_0_3_13_fu_1236   |    0    |    0    |    32   |
|          |   lineBuffer_0_3_14_fu_1244   |    0    |    0    |    32   |
|          |        newSel8_fu_1270        |    0    |    0    |    32   |
|          |   lineBuffer_1_3_10_fu_1278   |    0    |    0    |    32   |
|          |        newSel1_fu_1286        |    0    |    0    |    32   |
|          |   lineBuffer_1_3_11_fu_1294   |    0    |    0    |    32   |
|          |   lineBuffer_1_3_18_fu_1302   |    0    |    0    |    32   |
|          |   lineBuffer_1_3_19_fu_1310   |    0    |    0    |    32   |
|          |   lineBuffer_1_3_20_fu_1318   |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |           x_1_fu_601          |    0    |    0    |    3    |
|          |           x_2_fu_627          |    0    |    0    |    3    |
|          |   indvar_flatten_next_fu_720  |    0    |    0    |    3    |
|          |           y9_fu_760           |    0    |    0    |    2    |
|          |           x_3_fu_774          |    0    |    0    |    2    |
|          |  indvar_flatten_next7_fu_900  |    0    |    0    |    5    |
|          |        readCount_fu_925       |    0    |    0    |    32   |
|          |           y_s_fu_953          |    0    |    0    |    3    |
|    add   |          x_4_fu_1046          |    0    |    0    |    3    |
|          |          tmp3_fu_1326         |    0    |    0    |    32   |
|          |          tmp4_fu_1332         |    0    |    0    |    32   |
|          |       writeCount_fu_1341      |    0    |    0    |    32   |
|          |          tmp5_fu_1347         |    0    |    0    |    16   |
|          |          tmp6_fu_1351         |    0    |    0    |    16   |
|          |          tmp7_fu_1355         |    0    |    0    |    16   |
|          |          tmp8_fu_1359         |    0    |    0    |    16   |
|          |          tmp9_fu_1364         |    0    |    0    |    16   |
|          |       tmp_data_V_fu_1370      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|    mux   |    windowRightCol_0_fu_1149   |    0    |    0    |    32   |
|          |   lineBuffer_0_3_15_fu_1162   |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond1_fu_585       |    0    |    0    |    2    |
|          |          cond_fu_595          |    0    |    0    |    1    |
|          |        exitcond4_fu_621       |    0    |    0    |    2    |
|          |         sel_tmp_fu_637        |    0    |    0    |    1    |
|          |        sel_tmp7_fu_642        |    0    |    0    |    1    |
|          |        sel_tmp9_fu_647        |    0    |    0    |    1    |
|          |    exitcond_flatten_fu_714    |    0    |    0    |    2    |
|          |        exitcond_fu_726        |    0    |    0    |    1    |
|          |       cond1_mid1_fu_740       |    0    |    0    |    1    |
|          |          cond1_fu_746         |    0    |    0    |    1    |
|          |          cond2_fu_780         |    0    |    0    |    1    |
|   icmp   |    exitcond_flatten8_fu_894   |    0    |    0    |    2    |
|          |          icmp_fu_919          |    0    |    0    |    10   |
|          |        exitcond2_fu_939       |    0    |    0    |    2    |
|          |       tmp_i_mid1_fu_959       |    0    |    0    |    2    |
|          |          tmp_i_fu_965         |    0    |    0    |    2    |
|          |      tmp_2_i_mid1_fu_979      |    0    |    0    |    2    |
|          |         tmp_2_i_fu_985        |    0    |    0    |    2    |
|          |        tmp_i_15_fu_1007       |    0    |    0    |    2    |
|          |        tmp_1_i_fu_1013        |    0    |    0    |    2    |
|          |        sel_tmp2_fu_1175       |    0    |    0    |    1    |
|          |        sel_tmp3_fu_1180       |    0    |    0    |    1    |
|          |        sel_tmp4_fu_1185       |    0    |    0    |    1    |
|          |       tmp_last_V_fu_1377      |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |          grp_fu_1090          |    4    |    0    |    0    |
|          |          grp_fu_1096          |    4    |    0    |    0    |
|          |          grp_fu_1102          |    4    |    0    |    0    |
|          |          grp_fu_1108          |    4    |    0    |    0    |
|    mul   |          grp_fu_1114          |    4    |    0    |    0    |
|          |          grp_fu_1120          |    4    |    0    |    0    |
|          |          grp_fu_1126          |    4    |    0    |    0    |
|          |          grp_fu_1132          |    4    |    0    |    0    |
|          |          grp_fu_1138          |    4    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         or_cond_fu_652        |    0    |    0    |    1    |
|          |          tmp1_fu_1019         |    0    |    0    |    1    |
|    or    |          tmp2_fu_1025         |    0    |    0    |    1    |
|          |          p_i_fu_1031          |    0    |    0    |    1    |
|          |        or_cond2_fu_1190       |    0    |    0    |    1    |
|----------|-------------------------------|---------|---------|---------|
|          |        grp_read_fu_186        |    0    |    0    |    0    |
|          | kernelData_0_read_read_fu_204 |    0    |    0    |    0    |
|          | kernelData_1_read_read_fu_210 |    0    |    0    |    0    |
|          | kernelData_2_read_read_fu_216 |    0    |    0    |    0    |
|   read   | kernelData_3_read_read_fu_222 |    0    |    0    |    0    |
|          | kernelData_4_read_read_fu_228 |    0    |    0    |    0    |
|          | kernelData_5_read_read_fu_234 |    0    |    0    |    0    |
|          | kernelData_6_read_read_fu_240 |    0    |    0    |    0    |
|          | kernelData_7_read_read_fu_246 |    0    |    0    |    0    |
|          | kernelData_8_read_read_fu_252 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_258       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|extractvalue|           grp_fu_578          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_2_fu_591         |    0    |    0    |    0    |
|   trunc  |          tmp_3_fu_633         |    0    |    0    |    0    |
|          |         tmp_6_fu_1037         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          tmp_7_fu_909         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    36   |    0    |   1472  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        cond_reg_1393        |    1   |
|      exitcond1_reg_1389     |    1   |
|      exitcond4_reg_1414     |    1   |
|  exitcond_flatten8_reg_1554 |    1   |
|        icmp_reg_1563        |    1   |
|   indvar_flatten6_reg_451   |    5   |
|indvar_flatten_next7_reg_1558|    5   |
| indvar_flatten_next_reg_1459|    3   |
|    indvar_flatten_reg_382   |    3   |
|  kernelData_0_read_reg_1621 |   32   |
|  kernelData_1_read_reg_1626 |   32   |
|  kernelData_2_read_reg_1631 |   32   |
|  kernelData_3_read_reg_1636 |   32   |
|  kernelData_4_read_reg_1641 |   32   |
|  kernelData_5_read_reg_1646 |   32   |
|  kernelData_6_read_reg_1651 |   32   |
|  kernelData_7_read_reg_1656 |   32   |
|  kernelData_8_read_reg_1661 |   32   |
|    lineBuffer_0_2_reg_300   |   32   |
|   lineBuffer_0_2_s_reg_534  |   32   |
|  lineBuffer_0_3_15_reg_1666 |   32   |
|  lineBuffer_0_3_1_reg_1404  |   32   |
|   lineBuffer_0_3_3_reg_524  |   32   |
|  lineBuffer_0_3_4_reg_1409  |   32   |
|  lineBuffer_0_3_5_reg_1520  |   32   |
|  lineBuffer_0_3_6_reg_1671  |   32   |
|  lineBuffer_0_3_7_reg_1676  |   32   |
|  lineBuffer_0_3_8_reg_1526  |   32   |
|    lineBuffer_0_3_reg_288   |   32   |
|   lineBuffer_1_2_3_reg_494  |   32   |
|    lineBuffer_1_2_reg_335   |   32   |
|  lineBuffer_1_3_10_reg_1681 |   32   |
|  lineBuffer_1_3_11_reg_1686 |   32   |
|  lineBuffer_1_3_17_reg_504  |   32   |
|  lineBuffer_1_3_19_reg_1691 |   32   |
|   lineBuffer_1_3_1_reg_514  |   32   |
|  lineBuffer_1_3_20_reg_1696 |   32   |
|  lineBuffer_1_3_2_reg_1430  |   32   |
|   lineBuffer_1_3_3_reg_484  |   32   |
|  lineBuffer_1_3_4_reg_1435  |   32   |
|   lineBuffer_1_3_5_reg_347  |   32   |
|  lineBuffer_1_3_7_reg_1440  |   32   |
|   lineBuffer_1_3_8_reg_359  |   32   |
|  lineBuffer_1_3_9_reg_1445  |   32   |
|    lineBuffer_1_3_reg_323   |   32   |
|         p_i_reg_1578        |    1   |
|     readCount_1_reg_1547    |   32   |
|        tmp3_reg_1726        |   32   |
|        tmp4_reg_1731        |   32   |
|        tmp_3_reg_1423       |    2   |
|        tmp_6_reg_1582       |    2   |
|     tmp_8_1_1_i_reg_1701    |   32   |
|     tmp_8_1_2_i_reg_1706    |   32   |
|     tmp_8_2_1_i_reg_1716    |   32   |
|     tmp_8_2_2_i_reg_1721    |   32   |
|      tmp_8_2_i_reg_1711     |   32   |
|     tmp_data_V_reg_1736     |   32   |
|     tmp_last_V_reg_1741     |    1   |
|   window_0_0_load_reg_1601  |   32   |
|window_0_0_read_as_1_reg_1596|   32   |
| window_0_0_read_as_reg_1489 |   32   |
|     window_0_0_reg_1495     |   32   |
|   window_0_1_load_reg_1616  |   32   |
|     window_0_1_reg_1501     |   32   |
|window_1_0_read_as_1_reg_1606|   32   |
| window_1_0_read_as_reg_1508 |   32   |
|      window_1_0_reg_566     |   32   |
|     window_1_1_1_reg_428    |   32   |
|      window_1_1_reg_555     |   32   |
|     window_1_2_1_reg_416    |   32   |
|window_2_0_read_as_1_reg_1611|   32   |
| window_2_0_read_as_reg_1514 |   32   |
|      window_2_0_reg_544     |   32   |
|     window_2_1_1_reg_404    |   32   |
|    window_2_1_2_reg_1567    |   32   |
|     window_2_1_reg_1532     |   32   |
|    window_2_2_2_reg_1450    |   32   |
|    window_2_2_6_reg_1474    |   32   |
|    window_2_2_7_reg_1479    |   32   |
|    window_2_2_8_reg_1484    |   32   |
|    writeCount_1_reg_1540    |   32   |
|          x1_reg_371         |    3   |
|          x4_reg_440         |    2   |
|         x_1_reg_1399        |    3   |
|         x_2_reg_1418        |    3   |
|         x_3_reg_1469        |    2   |
|         x_4_reg_1591        |    3   |
|       x_assign_reg_473      |    3   |
|          x_reg_312          |    3   |
|       y3_mid2_reg_1464      |    2   |
|          y3_reg_393         |    2   |
|    y_assign_mid2_reg_1573   |    3   |
|       y_assign_reg_462      |    3   |
+-----------------------------+--------+
|            Total            |  2235  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_258     |  p8  |   2  |  32  |   64   ||    32   |
|     grp_write_fu_258     |  p12 |   2  |   1  |    2   ||    1    |
|  lineBuffer_0_3_reg_288  |  p0  |   2  |  32  |   64   ||    32   |
|  lineBuffer_0_2_reg_300  |  p0  |   2  |  32  |   64   ||    32   |
|  lineBuffer_1_3_reg_323  |  p0  |   2  |  32  |   64   ||    32   |
|  lineBuffer_1_2_reg_335  |  p0  |   2  |  32  |   64   ||    32   |
| lineBuffer_1_3_5_reg_347 |  p0  |   2  |  32  |   64   ||    32   |
| lineBuffer_1_3_8_reg_359 |  p0  |   2  |  32  |   64   ||    32   |
|   window_2_1_1_reg_404   |  p0  |   2  |  32  |   64   ||    32   |
|   window_1_2_1_reg_416   |  p0  |   2  |  32  |   64   ||    32   |
|   window_1_1_1_reg_428   |  p0  |   2  |  32  |   64   ||    32   |
|        grp_fu_1090       |  p0  |   2  |  32  |   64   ||    32   |
|        grp_fu_1090       |  p1  |   2  |  32  |   64   ||    32   |
|        grp_fu_1096       |  p0  |   2  |  32  |   64   ||    32   |
|        grp_fu_1096       |  p1  |   2  |  32  |   64   ||    32   |
|        grp_fu_1102       |  p0  |   2  |  32  |   64   ||    32   |
|        grp_fu_1102       |  p1  |   2  |  32  |   64   ||    32   |
|        grp_fu_1108       |  p0  |   2  |  32  |   64   ||    32   |
|        grp_fu_1108       |  p1  |   2  |  32  |   64   ||    32   |
|        grp_fu_1114       |  p0  |   2  |  32  |   64   ||    32   |
|        grp_fu_1120       |  p0  |   2  |  32  |   64   ||    32   |
|        grp_fu_1126       |  p0  |   2  |  32  |   64   ||    32   |
|        grp_fu_1126       |  p1  |   2  |  32  |   64   ||    32   |
|        grp_fu_1132       |  p0  |   2  |  32  |   64   ||    32   |
|        grp_fu_1138       |  p0  |   2  |  32  |   64   ||    32   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |  1538  ||  39.275 ||   769   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   36   |    -   |    0   |  1472  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   39   |    -   |   769  |
|  Register |    -   |    -   |  2235  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   36   |   39   |  2235  |  2241  |
+-----------+--------+--------+--------+--------+
