Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 20 20:52:20 2021
| Host         : DESKTOP-A1R0C29 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Segment_Display_timing_summary_routed.rpt -pb Segment_Display_timing_summary_routed.pb -rpx Segment_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : Segment_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: switch_in[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: switch_in[1] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: switch_in[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C4/temp_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/clk_mem2_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/clk_mem3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.811        0.000                      0                  121        0.190        0.000                      0                  121        3.000        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_10MHz           {0.000 50.000}       100.000         10.000          
  clk_out1_clk_wiz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz                                                                                                                                                     97.845        0.000                       0                     2  
  clkfbout_clk_wiz                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_10MHz                95.811        0.000                      0                  121        0.190        0.000                      0                  121       49.500        0.000                       0                    81  
  clk_out1_clk_wiz_1                                                                                                                                                   97.845        0.000                       0                     2  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CO/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    CO/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CO/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    CO/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz
  To Clock:  clk_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       95.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.811ns  (required time - arrival time)
  Source:                 C6/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.704ns (19.563%)  route 2.895ns (80.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 98.519 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.630    -0.882    C6/clk_out1
    SLICE_X65Y16         FDRE                                         r  C6/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  C6/count2_reg[21]/Q
                         net (fo=3, routed)           0.883     0.457    C6/count2_reg[21]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     0.581 r  C6/count2[0]_i_4/O
                         net (fo=1, routed)           0.960     1.541    C6/count2[0]_i_4_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I1_O)        0.124     1.665 r  C6/count2[0]_i_1/O
                         net (fo=24, routed)          1.052     2.717    C6/count2[0]_i_1_n_0
    SLICE_X65Y13         FDRE                                         r  C6/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.514    98.519    C6/clk_out1
    SLICE_X65Y13         FDRE                                         r  C6/count2_reg[10]/C
                         clock pessimism              0.578    99.096    
                         clock uncertainty           -0.140    98.957    
    SLICE_X65Y13         FDRE (Setup_fdre_C_R)       -0.429    98.528    C6/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         98.528    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                 95.811    

Slack (MET) :             95.811ns  (required time - arrival time)
  Source:                 C6/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.704ns (19.563%)  route 2.895ns (80.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 98.519 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.630    -0.882    C6/clk_out1
    SLICE_X65Y16         FDRE                                         r  C6/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  C6/count2_reg[21]/Q
                         net (fo=3, routed)           0.883     0.457    C6/count2_reg[21]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     0.581 r  C6/count2[0]_i_4/O
                         net (fo=1, routed)           0.960     1.541    C6/count2[0]_i_4_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I1_O)        0.124     1.665 r  C6/count2[0]_i_1/O
                         net (fo=24, routed)          1.052     2.717    C6/count2[0]_i_1_n_0
    SLICE_X65Y13         FDRE                                         r  C6/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.514    98.519    C6/clk_out1
    SLICE_X65Y13         FDRE                                         r  C6/count2_reg[11]/C
                         clock pessimism              0.578    99.096    
                         clock uncertainty           -0.140    98.957    
    SLICE_X65Y13         FDRE (Setup_fdre_C_R)       -0.429    98.528    C6/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         98.528    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                 95.811    

Slack (MET) :             95.811ns  (required time - arrival time)
  Source:                 C6/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.704ns (19.563%)  route 2.895ns (80.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 98.519 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.630    -0.882    C6/clk_out1
    SLICE_X65Y16         FDRE                                         r  C6/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  C6/count2_reg[21]/Q
                         net (fo=3, routed)           0.883     0.457    C6/count2_reg[21]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     0.581 r  C6/count2[0]_i_4/O
                         net (fo=1, routed)           0.960     1.541    C6/count2[0]_i_4_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I1_O)        0.124     1.665 r  C6/count2[0]_i_1/O
                         net (fo=24, routed)          1.052     2.717    C6/count2[0]_i_1_n_0
    SLICE_X65Y13         FDRE                                         r  C6/count2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.514    98.519    C6/clk_out1
    SLICE_X65Y13         FDRE                                         r  C6/count2_reg[8]/C
                         clock pessimism              0.578    99.096    
                         clock uncertainty           -0.140    98.957    
    SLICE_X65Y13         FDRE (Setup_fdre_C_R)       -0.429    98.528    C6/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         98.528    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                 95.811    

Slack (MET) :             95.811ns  (required time - arrival time)
  Source:                 C6/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.704ns (19.563%)  route 2.895ns (80.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 98.519 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.630    -0.882    C6/clk_out1
    SLICE_X65Y16         FDRE                                         r  C6/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  C6/count2_reg[21]/Q
                         net (fo=3, routed)           0.883     0.457    C6/count2_reg[21]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     0.581 r  C6/count2[0]_i_4/O
                         net (fo=1, routed)           0.960     1.541    C6/count2[0]_i_4_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I1_O)        0.124     1.665 r  C6/count2[0]_i_1/O
                         net (fo=24, routed)          1.052     2.717    C6/count2[0]_i_1_n_0
    SLICE_X65Y13         FDRE                                         r  C6/count2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.514    98.519    C6/clk_out1
    SLICE_X65Y13         FDRE                                         r  C6/count2_reg[9]/C
                         clock pessimism              0.578    99.096    
                         clock uncertainty           -0.140    98.957    
    SLICE_X65Y13         FDRE (Setup_fdre_C_R)       -0.429    98.528    C6/count2_reg[9]
  -------------------------------------------------------------------
                         required time                         98.528    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                 95.811    

Slack (MET) :             95.922ns  (required time - arrival time)
  Source:                 C6/count3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count3_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.704ns (20.241%)  route 2.774ns (79.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -0.879    C6/clk_out1
    SLICE_X62Y14         FDRE                                         r  C6/count3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  C6/count3_reg[3]/Q
                         net (fo=2, routed)           1.109     0.686    C6/count3_reg[3]
    SLICE_X63Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.810 r  C6/count3[0]_i_6/O
                         net (fo=1, routed)           1.012     1.822    C6/count3[0]_i_6_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.946 r  C6/count3[0]_i_1/O
                         net (fo=24, routed)          0.653     2.600    C6/clear
    SLICE_X62Y19         FDRE                                         r  C6/count3_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.508    98.513    C6/clk_out1
    SLICE_X62Y19         FDRE                                         r  C6/count3_reg[20]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.140    98.951    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    98.522    C6/count3_reg[20]
  -------------------------------------------------------------------
                         required time                         98.522    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 95.922    

Slack (MET) :             95.922ns  (required time - arrival time)
  Source:                 C6/count3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count3_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.704ns (20.241%)  route 2.774ns (79.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -0.879    C6/clk_out1
    SLICE_X62Y14         FDRE                                         r  C6/count3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  C6/count3_reg[3]/Q
                         net (fo=2, routed)           1.109     0.686    C6/count3_reg[3]
    SLICE_X63Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.810 r  C6/count3[0]_i_6/O
                         net (fo=1, routed)           1.012     1.822    C6/count3[0]_i_6_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.946 r  C6/count3[0]_i_1/O
                         net (fo=24, routed)          0.653     2.600    C6/clear
    SLICE_X62Y19         FDRE                                         r  C6/count3_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.508    98.513    C6/clk_out1
    SLICE_X62Y19         FDRE                                         r  C6/count3_reg[21]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.140    98.951    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    98.522    C6/count3_reg[21]
  -------------------------------------------------------------------
                         required time                         98.522    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 95.922    

Slack (MET) :             95.922ns  (required time - arrival time)
  Source:                 C6/count3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count3_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.704ns (20.241%)  route 2.774ns (79.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -0.879    C6/clk_out1
    SLICE_X62Y14         FDRE                                         r  C6/count3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  C6/count3_reg[3]/Q
                         net (fo=2, routed)           1.109     0.686    C6/count3_reg[3]
    SLICE_X63Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.810 r  C6/count3[0]_i_6/O
                         net (fo=1, routed)           1.012     1.822    C6/count3[0]_i_6_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.946 r  C6/count3[0]_i_1/O
                         net (fo=24, routed)          0.653     2.600    C6/clear
    SLICE_X62Y19         FDRE                                         r  C6/count3_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.508    98.513    C6/clk_out1
    SLICE_X62Y19         FDRE                                         r  C6/count3_reg[22]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.140    98.951    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    98.522    C6/count3_reg[22]
  -------------------------------------------------------------------
                         required time                         98.522    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 95.922    

Slack (MET) :             95.922ns  (required time - arrival time)
  Source:                 C6/count3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count3_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.704ns (20.241%)  route 2.774ns (79.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -0.879    C6/clk_out1
    SLICE_X62Y14         FDRE                                         r  C6/count3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  C6/count3_reg[3]/Q
                         net (fo=2, routed)           1.109     0.686    C6/count3_reg[3]
    SLICE_X63Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.810 r  C6/count3[0]_i_6/O
                         net (fo=1, routed)           1.012     1.822    C6/count3[0]_i_6_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.946 r  C6/count3[0]_i_1/O
                         net (fo=24, routed)          0.653     2.600    C6/clear
    SLICE_X62Y19         FDRE                                         r  C6/count3_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.508    98.513    C6/clk_out1
    SLICE_X62Y19         FDRE                                         r  C6/count3_reg[23]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.140    98.951    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    98.522    C6/count3_reg[23]
  -------------------------------------------------------------------
                         required time                         98.522    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 95.922    

Slack (MET) :             95.924ns  (required time - arrival time)
  Source:                 C6/count3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.704ns (20.230%)  route 2.776ns (79.770%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -0.879    C6/clk_out1
    SLICE_X62Y14         FDRE                                         r  C6/count3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  C6/count3_reg[3]/Q
                         net (fo=2, routed)           1.109     0.686    C6/count3_reg[3]
    SLICE_X63Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.810 r  C6/count3[0]_i_6/O
                         net (fo=1, routed)           1.012     1.822    C6/count3[0]_i_6_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.946 r  C6/count3[0]_i_1/O
                         net (fo=24, routed)          0.655     2.601    C6/clear
    SLICE_X62Y16         FDRE                                         r  C6/count3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.512    98.517    C6/clk_out1
    SLICE_X62Y16         FDRE                                         r  C6/count3_reg[10]/C
                         clock pessimism              0.578    99.094    
                         clock uncertainty           -0.140    98.955    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429    98.526    C6/count3_reg[10]
  -------------------------------------------------------------------
                         required time                         98.526    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                 95.924    

Slack (MET) :             95.924ns  (required time - arrival time)
  Source:                 C6/count3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.704ns (20.230%)  route 2.776ns (79.770%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -0.879    C6/clk_out1
    SLICE_X62Y14         FDRE                                         r  C6/count3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  C6/count3_reg[3]/Q
                         net (fo=2, routed)           1.109     0.686    C6/count3_reg[3]
    SLICE_X63Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.810 r  C6/count3[0]_i_6/O
                         net (fo=1, routed)           1.012     1.822    C6/count3[0]_i_6_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.946 r  C6/count3[0]_i_1/O
                         net (fo=24, routed)          0.655     2.601    C6/clear
    SLICE_X62Y16         FDRE                                         r  C6/count3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          1.512    98.517    C6/clk_out1
    SLICE_X62Y16         FDRE                                         r  C6/count3_reg[11]/C
                         clock pessimism              0.578    99.094    
                         clock uncertainty           -0.140    98.955    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429    98.526    C6/count3_reg[11]
  -------------------------------------------------------------------
                         required time                         98.526    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                 95.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 C4/sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C4/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.590    -0.591    C4/clk_out1
    SLICE_X59Y15         FDRE                                         r  C4/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  C4/sig_reg/Q
                         net (fo=1, routed)           0.054    -0.409    C4/sig
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.099    -0.310 r  C4/temp_i_1/O
                         net (fo=1, routed)           0.000    -0.310    C4/temp_i_1_n_0
    SLICE_X59Y15         FDRE                                         r  C4/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.832    C4/clk_out1
    SLICE_X59Y15         FDRE                                         r  C4/temp_reg/C
                         clock pessimism              0.240    -0.591    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.091    -0.500    C4/temp_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 C1/switch_mem_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.002%)  route 0.140ns (42.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.594    C1/clk_out1
    SLICE_X59Y18         FDRE                                         r  C1/switch_mem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  C1/switch_mem_reg[5]/Q
                         net (fo=13, routed)          0.140    -0.313    C1/switch_mem[5]
    SLICE_X61Y19         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  C1/seg_mem[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    C1/p_0_in[2]
    SLICE_X61Y19         FDRE                                         r  C1/seg_mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.854    -0.836    C1/clk_out1
    SLICE_X61Y19         FDRE                                         r  C1/seg_mem_reg[2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.091    -0.490    C1/seg_mem_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 C6/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.593    -0.588    C6/clk_out1
    SLICE_X65Y11         FDRE                                         r  C6/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  C6/count2_reg[3]/Q
                         net (fo=2, routed)           0.117    -0.330    C6/count2_reg[3]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.222 r  C6/count2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.222    C6/count2_reg[0]_i_2_n_4
    SLICE_X65Y11         FDRE                                         r  C6/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.864    -0.826    C6/clk_out1
    SLICE_X65Y11         FDRE                                         r  C6/count2_reg[3]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X65Y11         FDRE (Hold_fdre_C_D)         0.105    -0.483    C6/count2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 C6/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.590    -0.591    C6/clk_out1
    SLICE_X65Y16         FDRE                                         r  C6/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  C6/count2_reg[23]/Q
                         net (fo=3, routed)           0.118    -0.332    C6/count2_reg[23]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.224 r  C6/count2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.224    C6/count2_reg[20]_i_1_n_4
    SLICE_X65Y16         FDRE                                         r  C6/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.831    C6/clk_out1
    SLICE_X65Y16         FDRE                                         r  C6/count2_reg[23]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105    -0.486    C6/count2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C6/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.590    C6/clk_out1
    SLICE_X65Y15         FDRE                                         r  C6/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  C6/count2_reg[19]/Q
                         net (fo=3, routed)           0.120    -0.329    C6/count2_reg[19]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  C6/count2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    C6/count2_reg[16]_i_1_n_4
    SLICE_X65Y15         FDRE                                         r  C6/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.860    -0.830    C6/clk_out1
    SLICE_X65Y15         FDRE                                         r  C6/count2_reg[19]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.105    -0.485    C6/count2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C6/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.592    -0.589    C6/clk_out1
    SLICE_X65Y12         FDRE                                         r  C6/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  C6/count2_reg[7]/Q
                         net (fo=3, routed)           0.120    -0.328    C6/count2_reg[7]
    SLICE_X65Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.220 r  C6/count2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.220    C6/count2_reg[4]_i_1_n_4
    SLICE_X65Y12         FDRE                                         r  C6/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.862    -0.828    C6/clk_out1
    SLICE_X65Y12         FDRE                                         r  C6/count2_reg[7]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.105    -0.484    C6/count2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 C6/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/clk_mem2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.267%)  route 0.216ns (53.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.590    -0.591    C6/clk_out1
    SLICE_X65Y16         FDRE                                         r  C6/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  C6/count2_reg[23]/Q
                         net (fo=3, routed)           0.216    -0.234    C6/count2_reg[23]
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.189 r  C6/clk_mem2_i_1/O
                         net (fo=1, routed)           0.000    -0.189    C6/clk_mem2_i_1_n_0
    SLICE_X64Y15         FDRE                                         r  C6/clk_mem2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.860    -0.830    C6/clk_out1
    SLICE_X64Y15         FDRE                                         r  C6/clk_mem2_reg/C
                         clock pessimism              0.253    -0.576    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.120    -0.456    C6/clk_mem2_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 C6/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.593    -0.588    C6/clk_out1
    SLICE_X65Y11         FDRE                                         r  C6/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  C6/count2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.327    C6/count2_reg[2]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.216 r  C6/count2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.216    C6/count2_reg[0]_i_2_n_5
    SLICE_X65Y11         FDRE                                         r  C6/count2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.864    -0.826    C6/clk_out1
    SLICE_X65Y11         FDRE                                         r  C6/count2_reg[2]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X65Y11         FDRE (Hold_fdre_C_D)         0.105    -0.483    C6/count2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 C6/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.590    -0.591    C6/clk_out1
    SLICE_X65Y16         FDRE                                         r  C6/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  C6/count2_reg[20]/Q
                         net (fo=3, routed)           0.117    -0.333    C6/count2_reg[20]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.218 r  C6/count2_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.218    C6/count2_reg[20]_i_1_n_7
    SLICE_X65Y16         FDRE                                         r  C6/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.831    C6/clk_out1
    SLICE_X65Y16         FDRE                                         r  C6/count2_reg[20]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105    -0.486    C6/count2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 C6/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.592    -0.589    C6/clk_out1
    SLICE_X65Y12         FDRE                                         r  C6/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  C6/count2_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.331    C6/count2_reg[4]
    SLICE_X65Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.216 r  C6/count2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.216    C6/count2_reg[4]_i_1_n_7
    SLICE_X65Y12         FDRE                                         r  C6/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=81, routed)          0.862    -0.828    C6/clk_out1
    SLICE_X65Y12         FDRE                                         r  C6/count2_reg[4]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.105    -0.484    C6/count2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CO/clk_out1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y19  C1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y19  C1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y20  C1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y17  C1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y17  C1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y17  C1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y18  C1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y18  C1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y18  C1/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y18  C1/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y18  C1/seg_mem_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y18  C1/seg_mem_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y18  C1/switch_mem_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y18  C1/switch_mem_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y18  C1/switch_mem_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y18  C1/switch_mem_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y18  C1/seg_sel_mem_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y23  C1/seg_sel_mem_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y18  C1/switch_mem_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y19  C1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y20  C1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y17  C1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y17  C1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y17  C1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y18  C1/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y18  C1/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y18  C1/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y18  C1/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y18  C1/count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y18  C1/count_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CO/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    CO/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CO/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    CO/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBOUT



