// Seed: 2995952943
module module_0 (
    output uwire id_0,
    output wire id_1,
    input wand id_2,
    output tri0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input wire id_7,
    input supply1 id_8,
    input wor id_9,
    output wire id_10,
    input supply1 id_11,
    output supply1 id_12
);
  assign id_4 = id_5;
  wire id_14;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output wire id_2,
    output tri0 id_3,
    output tri id_4,
    output supply0 id_5,
    output wire id_6,
    input tri1 id_7,
    output wand id_8,
    input wire id_9,
    input tri1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    output supply1 id_14,
    output tri id_15,
    output wand id_16,
    input uwire id_17,
    input wire id_18,
    input tri0 id_19,
    output wire id_20,
    output supply1 id_21
    , id_45,
    output uwire id_22,
    input wand id_23,
    input tri0 id_24,
    output supply1 id_25,
    input uwire id_26
    , id_46, id_47,
    output tri id_27,
    input wor id_28,
    input tri id_29,
    input supply1 id_30,
    output supply1 id_31,
    output wor id_32,
    output supply1 id_33,
    output uwire id_34,
    input tri0 id_35,
    input tri id_36,
    output tri1 id_37,
    input tri1 id_38,
    output tri id_39,
    input supply0 id_40,
    output tri0 id_41,
    output tri0 id_42,
    input wire id_43
);
  module_0(
      id_16, id_14, id_43, id_31, id_21, id_7, id_14, id_19, id_11, id_11, id_21, id_30, id_34
  );
endmodule
