;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -4, @-20
	JMP -120
	MOV -1, <-20
	JMP 102, 11
	SUB #12, @6
	CMP #12, @6
	SUB #12, @6
	MOV 12, @10
	JMP 12, #10
	JMP 12, #10
	ADD <10, <1
	ADD <10, <1
	CMP @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB 0, -100
	SUB @-127, 100
	ADD 210, 60
	SUB @-127, 100
	MOV -7, <-20
	SPL 0, #332
	MOV -7, <-20
	ADD <10, <1
	ADD 210, 60
	ADD #270, <1
	CMP -207, <-120
	SLT 20, @12
	SUB -207, <-120
	SUB @120, 106
	JMP @42, #205
	SLT 20, @12
	DJN 100, 90
	ADD -207, <-120
	CMP 12, @10
	DJN 100, 90
	SLT #-12, 6
	ADD 100, -101
	SPL 0, #332
	SPL 0, #332
	SLT @0, @2
	DAT <270, #1
	JMN <-127, 100
	JMZ 12, 10
	JMP 0, -33
	SUB @-127, 100
	SUB -100, 0
	MOV -7, <-20
	DJN -1, @-20
