Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Sun Jan 12 20:08:35 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.403        0.000                      0                  113        0.187        0.000                      0                  113       41.166        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk12  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12              79.403        0.000                      0                  113        0.187        0.000                      0                  113       41.166        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :            0  Failing Endpoints,  Worst Slack       79.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.403ns  (required time - arrival time)
  Source:                 transmitter_tx_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.857ns (23.592%)  route 2.776ns (76.408%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.376 - 83.333 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.347    sys_clk
    SLICE_X7Y113         FDRE                                         r  transmitter_tx_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  transmitter_tx_counter_reg[10]/Q
                         net (fo=4, routed)           0.881     6.684    transmitter_tx_counter_reg_n_0_[10]
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.808 r  transmitter_tx_counter[4]_i_2/O
                         net (fo=5, routed)           0.842     7.650    transmitter_tx_counter[4]_i_2_n_0
    SLICE_X6Y112         LUT3 (Prop_lut3_I1_O)        0.124     7.774 r  transmitter_tx_counter[1]_i_2/O
                         net (fo=1, routed)           0.670     8.444    transmitter_tx_counter[1]_i_2_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I0_O)        0.153     8.597 r  transmitter_tx_counter[1]_i_1/O
                         net (fo=1, routed)           0.382     8.980    p_0_in[1]
    SLICE_X6Y112         FDRE                                         r  transmitter_tx_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.678    88.376    sys_clk
    SLICE_X6Y112         FDRE                                         r  transmitter_tx_counter_reg[1]/C
                         clock pessimism              0.280    88.656    
                         clock uncertainty           -0.035    88.621    
    SLICE_X6Y112         FDRE (Setup_fdre_C_D)       -0.238    88.383    transmitter_tx_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         88.383    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                 79.403    

Slack (MET) :             79.445ns  (required time - arrival time)
  Source:                 transmitter_tx_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_latch_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.823ns (24.198%)  route 2.578ns (75.803%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.376 - 83.333 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.347    sys_clk
    SLICE_X7Y113         FDRE                                         r  transmitter_tx_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.803 f  transmitter_tx_counter_reg[10]/Q
                         net (fo=4, routed)           0.881     6.684    transmitter_tx_counter_reg_n_0_[10]
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.808 f  transmitter_tx_counter[4]_i_2/O
                         net (fo=5, routed)           0.526     7.334    transmitter_tx_counter[4]_i_2_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.458 r  FSM_sequential_tx_state[1]_i_2/O
                         net (fo=13, routed)          0.623     8.081    FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I0_O)        0.119     8.200 r  transmitter_tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.548     8.748    transmitter_tx_latch_transmitter10b_t_next_value_ce0
    SLICE_X3Y113         FDRE                                         r  transmitter_tx_latch_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.678    88.376    sys_clk
    SLICE_X3Y113         FDRE                                         r  transmitter_tx_latch_reg[3]/C
                         clock pessimism              0.266    88.642    
                         clock uncertainty           -0.035    88.607    
    SLICE_X3Y113         FDRE (Setup_fdre_C_CE)      -0.413    88.194    transmitter_tx_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         88.194    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 79.445    

Slack (MET) :             79.445ns  (required time - arrival time)
  Source:                 transmitter_tx_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.823ns (24.198%)  route 2.578ns (75.803%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.376 - 83.333 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.347    sys_clk
    SLICE_X7Y113         FDRE                                         r  transmitter_tx_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.803 f  transmitter_tx_counter_reg[10]/Q
                         net (fo=4, routed)           0.881     6.684    transmitter_tx_counter_reg_n_0_[10]
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.808 f  transmitter_tx_counter[4]_i_2/O
                         net (fo=5, routed)           0.526     7.334    transmitter_tx_counter[4]_i_2_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.458 r  FSM_sequential_tx_state[1]_i_2/O
                         net (fo=13, routed)          0.623     8.081    FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I0_O)        0.119     8.200 r  transmitter_tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.548     8.748    transmitter_tx_latch_transmitter10b_t_next_value_ce0
    SLICE_X3Y113         FDRE                                         r  transmitter_tx_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.678    88.376    sys_clk
    SLICE_X3Y113         FDRE                                         r  transmitter_tx_latch_reg[4]/C
                         clock pessimism              0.266    88.642    
                         clock uncertainty           -0.035    88.607    
    SLICE_X3Y113         FDRE (Setup_fdre_C_CE)      -0.413    88.194    transmitter_tx_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         88.194    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 79.445    

Slack (MET) :             79.446ns  (required time - arrival time)
  Source:                 transmitter_tx_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.823ns (24.197%)  route 2.578ns (75.803%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.377 - 83.333 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.347    sys_clk
    SLICE_X7Y113         FDRE                                         r  transmitter_tx_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.803 f  transmitter_tx_counter_reg[10]/Q
                         net (fo=4, routed)           0.881     6.684    transmitter_tx_counter_reg_n_0_[10]
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.808 f  transmitter_tx_counter[4]_i_2/O
                         net (fo=5, routed)           0.526     7.334    transmitter_tx_counter[4]_i_2_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.458 r  FSM_sequential_tx_state[1]_i_2/O
                         net (fo=13, routed)          0.623     8.081    FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I0_O)        0.119     8.200 r  transmitter_tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.548     8.748    transmitter_tx_latch_transmitter10b_t_next_value_ce0
    SLICE_X3Y112         FDRE                                         r  transmitter_tx_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.679    88.377    sys_clk
    SLICE_X3Y112         FDRE                                         r  transmitter_tx_latch_reg[0]/C
                         clock pessimism              0.266    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X3Y112         FDRE (Setup_fdre_C_CE)      -0.413    88.195    transmitter_tx_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         88.195    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 79.446    

Slack (MET) :             79.446ns  (required time - arrival time)
  Source:                 transmitter_tx_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.823ns (24.197%)  route 2.578ns (75.803%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.377 - 83.333 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.347    sys_clk
    SLICE_X7Y113         FDRE                                         r  transmitter_tx_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.803 f  transmitter_tx_counter_reg[10]/Q
                         net (fo=4, routed)           0.881     6.684    transmitter_tx_counter_reg_n_0_[10]
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.808 f  transmitter_tx_counter[4]_i_2/O
                         net (fo=5, routed)           0.526     7.334    transmitter_tx_counter[4]_i_2_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.458 r  FSM_sequential_tx_state[1]_i_2/O
                         net (fo=13, routed)          0.623     8.081    FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I0_O)        0.119     8.200 r  transmitter_tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.548     8.748    transmitter_tx_latch_transmitter10b_t_next_value_ce0
    SLICE_X3Y112         FDRE                                         r  transmitter_tx_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.679    88.377    sys_clk
    SLICE_X3Y112         FDRE                                         r  transmitter_tx_latch_reg[1]/C
                         clock pessimism              0.266    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X3Y112         FDRE (Setup_fdre_C_CE)      -0.413    88.195    transmitter_tx_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         88.195    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 79.446    

Slack (MET) :             79.446ns  (required time - arrival time)
  Source:                 transmitter_tx_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.823ns (24.197%)  route 2.578ns (75.803%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.377 - 83.333 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.347    sys_clk
    SLICE_X7Y113         FDRE                                         r  transmitter_tx_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.803 f  transmitter_tx_counter_reg[10]/Q
                         net (fo=4, routed)           0.881     6.684    transmitter_tx_counter_reg_n_0_[10]
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.808 f  transmitter_tx_counter[4]_i_2/O
                         net (fo=5, routed)           0.526     7.334    transmitter_tx_counter[4]_i_2_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.458 r  FSM_sequential_tx_state[1]_i_2/O
                         net (fo=13, routed)          0.623     8.081    FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I0_O)        0.119     8.200 r  transmitter_tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.548     8.748    transmitter_tx_latch_transmitter10b_t_next_value_ce0
    SLICE_X3Y112         FDRE                                         r  transmitter_tx_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.679    88.377    sys_clk
    SLICE_X3Y112         FDRE                                         r  transmitter_tx_latch_reg[2]/C
                         clock pessimism              0.266    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X3Y112         FDRE (Setup_fdre_C_CE)      -0.413    88.195    transmitter_tx_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         88.195    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 79.446    

Slack (MET) :             79.642ns  (required time - arrival time)
  Source:                 transmitter_tx_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_serial1_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.828ns (24.167%)  route 2.598ns (75.833%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.376 - 83.333 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.347    sys_clk
    SLICE_X7Y113         FDRE                                         r  transmitter_tx_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.803 f  transmitter_tx_counter_reg[10]/Q
                         net (fo=4, routed)           0.881     6.684    transmitter_tx_counter_reg_n_0_[10]
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.808 f  transmitter_tx_counter[4]_i_2/O
                         net (fo=5, routed)           0.526     7.334    transmitter_tx_counter[4]_i_2_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.458 r  FSM_sequential_tx_state[1]_i_2/O
                         net (fo=13, routed)          0.623     8.081    FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I0_O)        0.124     8.205 r  transmitter_tx_serial1_i_1/O
                         net (fo=1, routed)           0.568     8.773    transmitter_tx_serial1_transmitter10b_f_next_value_ce
    SLICE_X5Y112         FDSE                                         r  transmitter_tx_serial1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.678    88.376    sys_clk
    SLICE_X5Y112         FDSE                                         r  transmitter_tx_serial1_reg/C
                         clock pessimism              0.280    88.656    
                         clock uncertainty           -0.035    88.621    
    SLICE_X5Y112         FDSE (Setup_fdse_C_CE)      -0.205    88.416    transmitter_tx_serial1_reg
  -------------------------------------------------------------------
                         required time                         88.416    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 79.642    

Slack (MET) :             79.672ns  (required time - arrival time)
  Source:                 FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.956ns (28.387%)  route 2.412ns (71.613%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.376 - 83.333 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.347    sys_clk
    SLICE_X5Y113         FDRE                                         r  FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  FSM_sequential_tx_state_reg[1]/Q
                         net (fo=20, routed)          1.190     6.993    tx_state[1]
    SLICE_X5Y112         LUT3 (Prop_lut3_I0_O)        0.152     7.145 r  transmitter_tx_counter[10]_i_2/O
                         net (fo=6, routed)           0.839     7.984    transmitter_tx_counter[10]_i_2_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I2_O)        0.348     8.332 r  transmitter_tx_counter[3]_i_1/O
                         net (fo=1, routed)           0.382     8.715    p_0_in[3]
    SLICE_X6Y112         FDRE                                         r  transmitter_tx_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.678    88.376    sys_clk
    SLICE_X6Y112         FDRE                                         r  transmitter_tx_counter_reg[3]/C
                         clock pessimism              0.280    88.656    
                         clock uncertainty           -0.035    88.621    
    SLICE_X6Y112         FDRE (Setup_fdre_C_D)       -0.234    88.387    transmitter_tx_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         88.387    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 79.672    

Slack (MET) :             79.897ns  (required time - arrival time)
  Source:                 data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.890ns (25.791%)  route 2.561ns (74.209%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.377 - 83.333 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.351    sys_clk
    SLICE_X2Y110         FDRE                                         r  data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.869 r  data_reg[0]/Q
                         net (fo=15, routed)          1.130     6.999    encoder0_reg[0]
    SLICE_X2Y110         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  transmitter_tx_data[3]_i_2/O
                         net (fo=5, routed)           0.966     8.090    transmitter_tx_data[3]_i_2_n_0
    SLICE_X3Y111         LUT5 (Prop_lut5_I4_O)        0.124     8.214 f  transmitter_tx_data[2]_i_3/O
                         net (fo=1, routed)           0.464     8.678    transmitter_tx_data[2]_i_3_n_0
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.124     8.802 r  transmitter_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     8.802    transmitter_tx_data[2]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  transmitter_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.679    88.377    sys_clk
    SLICE_X2Y112         FDRE                                         r  transmitter_tx_data_reg[2]/C
                         clock pessimism              0.280    88.657    
                         clock uncertainty           -0.035    88.622    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.077    88.699    transmitter_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.699    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                 79.897    

Slack (MET) :             80.024ns  (required time - arrival time)
  Source:                 FSM_sequential_fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 1.061ns (32.025%)  route 2.252ns (67.975%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.378 - 83.333 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.805     5.349    sys_clk
    SLICE_X4Y111         FDRE                                         r  FSM_sequential_fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     5.805 r  FSM_sequential_fsm_state_reg[0]/Q
                         net (fo=7, routed)           0.836     6.641    fsm_state[0]
    SLICE_X4Y110         LUT3 (Prop_lut3_I1_O)        0.154     6.795 f  transmitter_tx_data[4]_i_4/O
                         net (fo=5, routed)           1.000     7.795    transmitter_tx_data[4]_i_4_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.327     8.122 f  transmitter_tx_data[3]_i_4/O
                         net (fo=1, routed)           0.416     8.538    transmitter_tx_data[3]_i_4_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.124     8.662 r  transmitter_tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     8.662    transmitter_tx_data[3]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  transmitter_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.680    88.378    sys_clk
    SLICE_X2Y111         FDRE                                         r  transmitter_tx_data_reg[3]/C
                         clock pessimism              0.266    88.644    
                         clock uncertainty           -0.035    88.609    
    SLICE_X2Y111         FDRE (Setup_fdre_C_D)        0.077    88.686    transmitter_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.686    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                 80.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 transmitter_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_latch_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.672     1.576    sys_clk
    SLICE_X2Y112         FDRE                                         r  transmitter_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  transmitter_tx_data_reg[2]/Q
                         net (fo=1, routed)           0.083     1.823    transmitter_tx_data[2]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.045     1.868 r  transmitter_tx_latch[2]_i_1/O
                         net (fo=1, routed)           0.000     1.868    transmitter_tx_latch_transmitter10b_t_next_value0[2]
    SLICE_X3Y112         FDRE                                         r  transmitter_tx_latch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.946     2.096    sys_clk
    SLICE_X3Y112         FDRE                                         r  transmitter_tx_latch_reg[2]/C
                         clock pessimism             -0.506     1.589    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.092     1.681    transmitter_tx_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 transmitter_tx_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.670     1.574    sys_clk
    SLICE_X6Y113         FDRE                                         r  transmitter_tx_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.164     1.738 r  transmitter_tx_counter_reg[9]/Q
                         net (fo=4, routed)           0.084     1.823    transmitter_tx_counter_reg_n_0_[9]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  transmitter_tx_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.868    p_0_in[10]
    SLICE_X7Y113         FDRE                                         r  transmitter_tx_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.943     2.093    sys_clk
    SLICE_X7Y113         FDRE                                         r  transmitter_tx_counter_reg[10]/C
                         clock pessimism             -0.505     1.587    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.091     1.678    transmitter_tx_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.673     1.577    sys_clk
    SLICE_X3Y110         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.139     1.857    FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y110         FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.948     2.098    sys_clk
    SLICE_X3Y110         FDRE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.071     1.648    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 transmitter_tx_bitn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.059%)  route 0.134ns (41.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.671     1.575    sys_clk
    SLICE_X4Y112         FDRE                                         r  transmitter_tx_bitn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  transmitter_tx_bitn_reg[2]/Q
                         net (fo=3, routed)           0.134     1.851    transmitter_tx_bitn[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I3_O)        0.045     1.896 r  transmitter_tx_done_i_1/O
                         net (fo=1, routed)           0.000     1.896    transmitter_tx_done_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  transmitter_tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.946     2.096    sys_clk
    SLICE_X4Y111         FDRE                                         r  transmitter_tx_done_reg/C
                         clock pessimism             -0.503     1.592    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.092     1.684    transmitter_tx_done_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 transmitter_tx_bitn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_bitn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.671     1.575    sys_clk
    SLICE_X4Y112         FDRE                                         r  transmitter_tx_bitn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.128     1.703 r  transmitter_tx_bitn_reg[1]/Q
                         net (fo=3, routed)           0.089     1.792    transmitter_tx_bitn[1]
    SLICE_X4Y112         LUT6 (Prop_lut6_I0_O)        0.099     1.891 r  transmitter_tx_bitn[2]_i_1/O
                         net (fo=1, routed)           0.000     1.891    transmitter_tx_bitn[2]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  transmitter_tx_bitn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.944     2.094    sys_clk
    SLICE_X4Y112         FDRE                                         r  transmitter_tx_bitn_reg[2]/C
                         clock pessimism             -0.518     1.575    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.092     1.667    transmitter_tx_bitn_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fsm_v1_prbs_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.536%)  route 0.132ns (41.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.673     1.577    sys_clk
    SLICE_X3Y110         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.718 f  FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.132     1.850    FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.045     1.895 r  fsm_v1_prbs_en_i_1/O
                         net (fo=1, routed)           0.000     1.895    fsm_v1_prbs_en_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  fsm_v1_prbs_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.948     2.098    sys_clk
    SLICE_X3Y110         FDRE                                         r  fsm_v1_prbs_en_reg/C
                         clock pessimism             -0.520     1.577    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092     1.669    fsm_v1_prbs_en_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 transmitter_tx_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.159%)  route 0.157ns (42.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.670     1.574    sys_clk
    SLICE_X6Y113         FDRE                                         r  transmitter_tx_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.164     1.738 r  transmitter_tx_counter_reg[4]/Q
                         net (fo=6, routed)           0.157     1.895    transmitter_tx_counter_reg_n_0_[4]
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.045     1.940 r  transmitter_tx_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.940    p_0_in[2]
    SLICE_X6Y112         FDRE                                         r  transmitter_tx_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.944     2.094    sys_clk
    SLICE_X6Y112         FDRE                                         r  transmitter_tx_counter_reg[2]/C
                         clock pessimism             -0.503     1.590    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.121     1.711    transmitter_tx_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 FSM_sequential_fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_10bdone_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.826%)  route 0.176ns (48.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.672     1.576    sys_clk
    SLICE_X4Y111         FDRE                                         r  FSM_sequential_fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  FSM_sequential_fsm_state_reg[0]/Q
                         net (fo=7, routed)           0.176     1.893    fsm_state[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I2_O)        0.048     1.941 r  transmitter_tx_10bdone_i_1/O
                         net (fo=1, routed)           0.000     1.941    transmitter_tx_10bdone_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  transmitter_tx_10bdone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.946     2.096    sys_clk
    SLICE_X4Y110         FDRE                                         r  transmitter_tx_10bdone_reg/C
                         clock pessimism             -0.503     1.592    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.107     1.699    transmitter_tx_10bdone_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.673     1.577    sys_clk
    SLICE_X3Y110         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.718 f  FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.167     1.885    FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y110         LUT4 (Prop_lut4_I0_O)        0.042     1.927 r  FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.927    FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.948     2.098    sys_clk
    SLICE_X3Y110         FDRE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.107     1.684    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 FSM_sequential_fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FSM_sequential_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.426%)  route 0.176ns (48.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.672     1.576    sys_clk
    SLICE_X4Y111         FDRE                                         r  FSM_sequential_fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  FSM_sequential_fsm_state_reg[0]/Q
                         net (fo=7, routed)           0.176     1.893    fsm_state[0]
    SLICE_X4Y110         LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  FSM_sequential_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.938    FSM_sequential_fsm_state[1]_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  FSM_sequential_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.946     2.096    sys_clk
    SLICE_X4Y110         FDRE                                         r  FSM_sequential_fsm_state_reg[1]/C
                         clock pessimism             -0.503     1.592    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091     1.683    FSM_sequential_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  clk12_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X3Y110   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X3Y110   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X3Y110   FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X4Y111   FSM_sequential_fsm_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X4Y110   FSM_sequential_fsm_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X4Y111   FSM_sequential_tx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X5Y113   FSM_sequential_tx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y110   data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y110   data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X3Y110   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X3Y110   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X3Y110   FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X5Y113   FSM_sequential_tx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y110   data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y110   data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y110   data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y110   data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y110   data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y109   data_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y111   FSM_sequential_fsm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y110   FSM_sequential_fsm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y110   FSM_sequential_fsm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y111   FSM_sequential_tx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y110   fsm_v1_encoder_ready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y110   fsm_v1_encoder_ready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y110   fsm_v1_tx_en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y110   fsm_v1_tx_en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y111   int_rst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y110   transmitter_tx_10bdone_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input      | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port       | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------+---------+-------+---------------+---------+---------------+---------+----------+
clk12     | user_btn   | FDRE    | -     |    -0.503 (r) | FAST    |     3.290 (r) | SLOW    |          |
clk12     | user_btn_1 | FDRE    | -     |    -0.179 (r) | FAST    |     3.191 (r) | SLOW    |          |
----------+------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk12     | serial_tx | FDSE   | -     |     12.917 (r) | SLOW    |      3.989 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk12  | clk12       |         3.930 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



