
---------- Begin Simulation Statistics ----------
final_tick                                50923634000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153906                       # Simulator instruction rate (inst/s)
host_mem_usage                                 843576                       # Number of bytes of host memory used
host_op_rate                                   256031                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   490.14                       # Real time elapsed on the host
host_tick_rate                              103895259                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    75436203                       # Number of instructions simulated
sim_ops                                     125492054                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050924                       # Number of seconds simulated
sim_ticks                                 50923634000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9272554                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 65                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            505135                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9476888                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            6514827                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         9272554                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2757727                       # Number of indirect misses.
system.cpu.branchPred.lookups                10446041                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  478948                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       262424                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  45330318                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38342979                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            505211                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    8022620                       # Number of branches committed
system.cpu.commit.bw_lim_events               7309847                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        16527610                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             75436203                       # Number of instructions committed
system.cpu.commit.committedOps              125492054                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     48441072                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.590613                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.876634                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15771696     32.56%     32.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9217452     19.03%     51.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4005708      8.27%     59.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7214021     14.89%     74.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1048514      2.16%     76.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1276367      2.63%     79.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       615813      1.27%     80.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1981654      4.09%     84.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7309847     15.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     48441072                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15257866                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                 116534678                       # Number of committed integer instructions.
system.cpu.commit.loads                      39475349                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396158      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         65518704     52.21%     52.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.03%     52.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.44%     53.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4888605      3.90%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.04%     56.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           74006      0.06%     57.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211704      0.17%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1642100      1.31%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23310      0.02%     58.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.02%     58.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1646080      1.31%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34516189     27.50%     87.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        9298535      7.41%     94.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4959160      3.95%     98.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1645346      1.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         125492054                       # Class of committed instruction
system.cpu.commit.refs                       50419230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    75436203                       # Number of Instructions Simulated
system.cpu.committedOps                     125492054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.675056                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.675056                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              18420109                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              148680225                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10887052                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  15017644                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 517987                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               5973330                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    41561411                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         16057                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    11274900                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2739                       # TLB misses on write requests
system.cpu.fetch.Branches                    10446041                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   8382387                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      38354529                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                166631                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       90865290                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          594                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           803                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1035974                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.205131                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11942054                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6993775                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.784344                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           50816122                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.017672                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.564819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 26335972     51.83%     51.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2511616      4.94%     56.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   807534      1.59%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   815209      1.60%     59.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1880014      3.70%     63.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   997010      1.96%     65.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2324557      4.57%     70.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   832042      1.64%     71.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 14312168     28.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             50816122                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  12481141                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 14153560                       # number of floating regfile writes
system.cpu.idleCycles                          107513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               599277                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  8554511                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.644638                       # Inst execution rate
system.cpu.iew.exec_refs                     52826853                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   11274433                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1902373                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42819142                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              23736                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             22024                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             11936200                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           142017222                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              41552420                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1220053                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             134674594                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2894                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 75979                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 517987                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 79508                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2426                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         18005512                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        26932                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        15159                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1515                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      3343793                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       992319                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          15159                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       413475                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         185802                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 134024688                       # num instructions consuming a value
system.cpu.iew.wb_count                     133905581                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.770799                       # average fanout of values written-back
system.cpu.iew.wb_producers                 103306110                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.629537                       # insts written-back per cycle
system.cpu.iew.wb_sent                      134239043                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                205006598                       # number of integer regfile reads
system.cpu.int_regfile_writes               101114321                       # number of integer regfile writes
system.cpu.ipc                               1.481359                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.481359                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            563107      0.41%      0.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              72321220     53.22%     53.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41557      0.03%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                589803      0.43%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             5426562      3.99%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 617      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                59017      0.04%     58.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                79337      0.06%     58.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              216775      0.16%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1642545      1.21%     59.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23491      0.02%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19264      0.01%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1646345      1.21%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             36679775     26.99%     87.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9709670      7.14%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5224998      3.84%     98.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1650564      1.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              135894647                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16086368                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            32170972                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15824440                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           18287870                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4079490                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.030020                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  845683     20.73%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     4      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     39      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    64      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     20.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3219989     78.93%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11543      0.28%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1154      0.03%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1010      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              123324662                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          294662451                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    118081141                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         140269084                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  141947209                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 135894647                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               70013                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16525167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            148517                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          69671                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     26436560                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      50816122                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.674243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.230045                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11212816     22.07%     22.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8733375     17.19%     39.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6417812     12.63%     51.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6429354     12.65%     64.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5670508     11.16%     75.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5115156     10.07%     85.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4417127      8.69%     94.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2282780      4.49%     98.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              537194      1.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        50816122                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.668597                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     8382533                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           306                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          18072402                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5352923                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             42819142                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11936200                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70020468                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    143                       # number of misc regfile writes
system.cpu.numCycles                         50923635                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2037311                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             143738378                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                2                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 380976                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 12945363                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                7887370                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  7696                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             367989721                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              146251330                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           168245148                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  18800406                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                6723418                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 517987                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              16504812                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 24506770                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          13758711                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        225893257                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10243                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                836                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  28963300                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            901                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    183150889                       # The number of ROB reads
system.cpu.rob.rob_writes                   286442495                       # The number of ROB writes
system.cpu.timesIdled                           36000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17018                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          200                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       538303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1078604                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6110                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10908                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6110                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        34036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        34036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1089152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1089152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1089152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17018                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17018    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17018                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17018000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89732750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            479136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       364703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       159262                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61164                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61164                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        160236                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       318901                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       479733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1139171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1618904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     20447808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     47665152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               68112960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           540301                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000370                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019236                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 540101     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    200      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             540301                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2126534000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1140197997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         480707997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               158484                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               364797                       # number of demand (read+write) hits
system.l2.demand_hits::total                   523281                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              158484                       # number of overall hits
system.l2.overall_hits::.cpu.data              364797                       # number of overall hits
system.l2.overall_hits::total                  523281                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1752                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15268                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17020                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1752                       # number of overall misses
system.l2.overall_misses::.cpu.data             15268                       # number of overall misses
system.l2.overall_misses::total                 17020                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    172457000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1466090000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1638547000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    172457000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1466090000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1638547000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           160236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           380065                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               540301                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          160236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          380065                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              540301                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010934                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.040172                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.031501                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010934                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.040172                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.031501                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98434.360731                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96023.709720                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96271.856639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98434.360731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96023.709720                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96271.856639                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17019                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17019                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    137437000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1160678000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1298115000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    137437000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1160678000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1298115000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.040169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.031499                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.040169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.031499                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78445.776256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76025.283291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76274.457959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78445.776256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76025.283291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76274.457959                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       364703                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           364703                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       364703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       364703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       159262                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           159262                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       159262                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       159262                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             50256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50256                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10908                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1033427000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1033427000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         61164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.178340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.178340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94740.282362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94740.282362                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    815267000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    815267000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.178340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.178340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74740.282362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74740.282362                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         158484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             158484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1752                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1752                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    172457000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    172457000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       160236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         160236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98434.360731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98434.360731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    137437000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    137437000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78445.776256                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78445.776256                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        314541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            314541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    432663000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    432663000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       318901                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        318901                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.013672                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013672                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99234.633028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99234.633028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    345411000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    345411000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.013669                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013669                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79240.880936                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79240.880936                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10893.619533                       # Cycle average of tags in use
system.l2.tags.total_refs                     1078402                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17018                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     63.368316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1505.356824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9388.262710                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.045940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.286507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.332447                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2562                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14173                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.519348                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8644250                       # Number of tag accesses
system.l2.tags.data_accesses                  8644250                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         112064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         977088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1089152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       112064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        112064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17018                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2200628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19187319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21387947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2200628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2200628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2200628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19187319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             21387947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               47081                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17018                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17018                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    106164750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   85090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               425252250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6238.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24988.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17018                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    504.170528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.406861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.840100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          625     28.96%     28.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          298     13.81%     42.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          149      6.90%     49.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          102      4.73%     54.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           88      4.08%     58.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           76      3.52%     62.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           61      2.83%     64.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           55      2.55%     67.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          704     32.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2158                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1089152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1089152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        21.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     21.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50923513000                       # Total gap between requests
system.mem_ctrls.avgGap                    2992332.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       112064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       977088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2200628.494030885398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19187318.799754157662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47559250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    377693000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27161.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24739.18                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7297080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3874695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            59212020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4019745600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1590480690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18215323680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23895933765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.250363                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47338048000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1700400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1885186000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8139600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4314915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62296500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4019745600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1643519190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18170659680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23908675485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        469.500576                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47221183750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1700400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2002050250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     50923634000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8197127                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8197127                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8197127                       # number of overall hits
system.cpu.icache.overall_hits::total         8197127                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       185260                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         185260                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       185260                       # number of overall misses
system.cpu.icache.overall_misses::total        185260                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4692729999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4692729999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4692729999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4692729999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8382387                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8382387                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8382387                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8382387                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022101                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022101                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022101                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022101                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25330.508469                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25330.508469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25330.508469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25330.508469                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          191                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       159262                       # number of writebacks
system.cpu.icache.writebacks::total            159262                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        25024                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        25024                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        25024                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        25024                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       160236                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       160236                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       160236                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       160236                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3996962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3996962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3996962000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3996962000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019116                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24944.219776                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24944.219776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24944.219776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24944.219776                       # average overall mshr miss latency
system.cpu.icache.replacements                 159262                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8197127                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8197127                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       185260                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        185260                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4692729999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4692729999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8382387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8382387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25330.508469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25330.508469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        25024                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        25024                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       160236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       160236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3996962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3996962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24944.219776                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24944.219776                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           927.385215                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8357362                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            160235                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.156907                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   927.385215                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.905650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.905650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          973                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          811                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.950195                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16925009                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16925009                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     33619414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33619414                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     33619441                       # number of overall hits
system.cpu.dcache.overall_hits::total        33619441                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       862399                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         862399                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       865872                       # number of overall misses
system.cpu.dcache.overall_misses::total        865872                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20846228998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20846228998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20846228998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20846228998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34481813                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34481813                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34485313                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34485313                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025010                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025010                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025108                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025108                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24172.371487                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24172.371487                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24075.416456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24075.416456                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        53537                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           42                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2601                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.583237                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       364703                       # number of writebacks
system.cpu.dcache.writebacks::total            364703                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       485807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       485807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       485807                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       485807                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       376592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       376592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       380065                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       380065                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10116013998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10116013998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10337158998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10337158998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010921                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010921                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011021                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011021                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26861.999187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26861.999187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27198.397637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27198.397637                       # average overall mshr miss latency
system.cpu.dcache.replacements                 379041                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     22736843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22736843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       800986                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        800986                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18431607000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18431607000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23537829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23537829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23011.147511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23011.147511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       485535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       485535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       315451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7836748000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7836748000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013402                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013402                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24842.996218                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24842.996218                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10882571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10882571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        61413                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        61413                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2414621998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2414621998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10943984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10943984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39317.766564                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39317.766564                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          272                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        61141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        61141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2279265998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2279265998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005587                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005587                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37278.847222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37278.847222                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3500                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3500                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.992286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.992286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    221145000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    221145000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.992286                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.992286                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63675.496689                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63675.496689                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50923634000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.584497                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            33999506                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            380065                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             89.457082                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.584497                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          878                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         276262569                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        276262569                       # Number of data accesses

---------- End Simulation Statistics   ----------
