$date
	Fri Jul 31 18:37:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Tabla04POS $end
$var wire 1 ! out $end
$var wire 1 " wa1 $end
$var wire 1 # wa10 $end
$var wire 1 $ wa2 $end
$var wire 1 % wa3 $end
$var wire 1 & wa4 $end
$var wire 1 ' wa5 $end
$var wire 1 ( wa6 $end
$var wire 1 ) wa7 $end
$var wire 1 * wa8 $end
$var wire 1 + wa9 $end
$var wire 1 , wn1 $end
$var wire 1 - wn2 $end
$var wire 1 . wn3 $end
$var wire 1 / wn4 $end
$var reg 1 0 A $end
$var reg 1 1 B $end
$var reg 1 2 C $end
$var reg 1 3 D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
01
00
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0!
0&
0/
13
#2
1!
1/
1&
0.
03
12
#3
0/
13
#4
0!
1/
1$
0"
1.
0-
03
02
11
#5
0$
1"
0/
13
#6
1!
1/
1$
0.
03
12
#7
0/
13
#8
1!
1/
1.
1(
1'
1%
1-
0,
03
02
01
10
#9
0!
0%
0'
0/
13
#10
1!
1/
1'
1%
0.
03
12
#11
0!
0(
0/
13
#12
1/
1*
0)
1.
1(
0-
03
02
11
#13
0*
1)
0/
13
#14
0+
1/
1*
0.
03
12
#15
0#
1+
0/
13
#16
