Analysis & Synthesis report for FINAL_PROJECT
Fri Dec 13 08:30:47 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FINAL_PROJECT|S
 11. State Machine - |FINAL_PROJECT|selector:s1|S
 12. State Machine - |FINAL_PROJECT|PIECE_MOVER:p1|S
 13. State Machine - |FINAL_PROJECT|BOARD_DRAWER:b1|S
 14. State Machine - |FINAL_PROJECT|vga_frame_driver:my_frame_driver|wr_id
 15. State Machine - |FINAL_PROJECT|vga_frame_driver:my_frame_driver|S
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated
 21. Source assignments for vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated
 22. Source assignments for vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated
 23. Source assignments for sld_signaltap:auto_signaltap_0
 24. Parameter Settings for User Entity Instance: Top-level Entity: |FINAL_PROJECT
 25. Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver
 26. Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_driver:the_vga
 30. Parameter Settings for User Entity Instance: BOARD_DRAWER:b1
 31. Parameter Settings for User Entity Instance: PIECE_MOVER:p1
 32. Parameter Settings for User Entity Instance: selector:s1
 33. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 34. Parameter Settings for Inferred Entity Instance: BOARD_DRAWER:b1|lpm_divide:Mod0
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "PIECE_MOVER:p1|getStatus:Target_Get"
 37. Port Connectivity Checks: "PIECE_MOVER:p1|getStatus:Select_Get"
 38. Port Connectivity Checks: "PIECE_MOVER:p1"
 39. Port Connectivity Checks: "three_decimal_vals_w_neg:display|seven_segment:dig0"
 40. Port Connectivity Checks: "three_decimal_vals_w_neg:display|seven_segment:dig1"
 41. Port Connectivity Checks: "three_decimal_vals_w_neg:display|seven_segment:dig2"
 42. Port Connectivity Checks: "three_decimal_vals_w_neg:display"
 43. Port Connectivity Checks: "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame"
 44. Port Connectivity Checks: "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1"
 45. Port Connectivity Checks: "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0"
 46. Port Connectivity Checks: "vga_frame_driver:my_frame_driver"
 47. Signal Tap Logic Analyzer Settings
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Connections to In-System Debugging Instance "auto_signaltap_0"
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 13 08:30:47 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; FINAL_PROJECT                                  ;
; Top-level Entity Name           ; FINAL_PROJECT                                  ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 9419                                           ;
; Total pins                      ; 82                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,446,592                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; FINAL_PROJECT      ; FINAL_PROJECT      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 28          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+
; Piece_Mover.v                                                      ; yes             ; User Verilog HDL File                        ; D:/Final Project/Piece_Mover.v                                                              ;             ;
; Selector.v                                                         ; yes             ; User Verilog HDL File                        ; D:/Final Project/Selector.v                                                                 ;             ;
; vga_driver.v                                                       ; yes             ; User Verilog HDL File                        ; D:/Final Project/vga_driver.v                                                               ;             ;
; vga_frame.v                                                        ; yes             ; User Wizard-Generated File                   ; D:/Final Project/vga_frame.v                                                                ;             ;
; vga_frame_driver.v                                                 ; yes             ; User Verilog HDL File                        ; D:/Final Project/vga_frame_driver.v                                                         ;             ;
; BOARD_DRAWER.v                                                     ; yes             ; User Verilog HDL File                        ; D:/Final Project/BOARD_DRAWER.v                                                             ;             ;
; seven_segment_negative.v                                           ; yes             ; User Verilog HDL File                        ; D:/Final Project/seven_segment_negative.v                                                   ;             ;
; seven_segment.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Final Project/seven_segment.v                                                            ;             ;
; three_decimal_vals_w_neg.v                                         ; yes             ; User Verilog HDL File                        ; D:/Final Project/three_decimal_vals_w_neg.v                                                 ;             ;
; FINAL_PROJECT.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Final Project/FINAL_PROJECT.v                                                            ;             ;
; getStatus.v                                                        ; yes             ; User Verilog HDL File                        ; D:/Final Project/getStatus.v                                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_1go1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/altsyncram_1go1.tdf                                                     ;             ;
; image.mif                                                          ; yes             ; Auto-Found Memory Initialization File        ; D:/Final Project/image.mif                                                                  ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/decode_8la.tdf                                                          ;             ;
; db/decode_11a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/decode_11a.tdf                                                          ;             ;
; db/mux_6hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/mux_6hb.tdf                                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; db/altsyncram_7f84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/altsyncram_7f84.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/mux_elc.tdf                                                             ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/decode_vnf.tdf                                                          ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_8ci.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cntr_8ci.tdf                                                            ;             ;
; db/cmpr_pac.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cmpr_pac.tdf                                                            ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cntr_4vi.tdf                                                            ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cntr_09i.tdf                                                            ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cmpr_c9c.tdf                                                            ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cntr_kri.tdf                                                            ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cmpr_99c.tdf                                                            ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldeb7a92d2/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Final Project/db/ip/sldeb7a92d2/alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab.v                     ; alt_sld_fab ;
; db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv              ; alt_sld_fab ;
; db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv           ; alt_sld_fab ;
; db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd         ; alt_sld_fab ;
; db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv           ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                    ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                   ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc               ;             ;
; db/lpm_divide_p3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/lpm_divide_p3m.tdf                                                      ;             ;
; db/sign_div_unsign_slh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/sign_div_unsign_slh.tdf                                                 ;             ;
; db/alt_u_div_uve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/alt_u_div_uve.tdf                                                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 5332           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3757           ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 731            ;
;     -- 5 input functions                    ; 923            ;
;     -- 4 input functions                    ; 974            ;
;     -- <=3 input functions                  ; 1127           ;
;                                             ;                ;
; Dedicated logic registers                   ; 9419           ;
;                                             ;                ;
; I/O pins                                    ; 82             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2446592        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 7394           ;
; Total fan-out                               ; 60837          ;
; Average fan-out                             ; 4.25           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |FINAL_PROJECT                                                                                                                          ; 3757 (164)          ; 9419 (226)                ; 2446592           ; 0          ; 82   ; 0            ; |FINAL_PROJECT                                                                                                                                                                                                                                                                                                                                            ; FINAL_PROJECT                     ; work         ;
;    |BOARD_DRAWER:b1|                                                                                                                    ; 381 (131)           ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1                                                                                                                                                                                                                                                                                                                            ; BOARD_DRAWER                      ; work         ;
;       |getStatus:g1|                                                                                                                    ; 88 (88)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|getStatus:g1                                                                                                                                                                                                                                                                                                               ; getStatus                         ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 162 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;          |lpm_divide_p3m:auto_generated|                                                                                                ; 162 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Mod0|lpm_divide_p3m:auto_generated                                                                                                                                                                                                                                                                              ; lpm_divide_p3m                    ; work         ;
;             |sign_div_unsign_slh:divider|                                                                                               ; 162 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Mod0|lpm_divide_p3m:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                                                                  ; sign_div_unsign_slh               ; work         ;
;                |alt_u_div_uve:divider|                                                                                                  ; 162 (162)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Mod0|lpm_divide_p3m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider                                                                                                                                                                                                                            ; alt_u_div_uve                     ; work         ;
;    |PIECE_MOVER:p1|                                                                                                                     ; 1762 (1578)         ; 421 (421)                 ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|PIECE_MOVER:p1                                                                                                                                                                                                                                                                                                                             ; PIECE_MOVER                       ; work         ;
;       |getStatus:Select_Get|                                                                                                            ; 92 (92)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|PIECE_MOVER:p1|getStatus:Select_Get                                                                                                                                                                                                                                                                                                        ; getStatus                         ; work         ;
;       |getStatus:Target_Get|                                                                                                            ; 92 (92)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|PIECE_MOVER:p1|getStatus:Target_Get                                                                                                                                                                                                                                                                                                        ; getStatus                         ; work         ;
;    |selector:s1|                                                                                                                        ; 11 (11)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|selector:s1                                                                                                                                                                                                                                                                                                                                ; selector                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1041 (2)            ; 8461 (1364)               ; 87296             ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1039 (0)            ; 7097 (0)                  ; 87296             ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1039 (67)           ; 7097 (2802)               ; 87296             ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 87296             ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_7f84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 87296             ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7f84:auto_generated                                                                                                                                                 ; altsyncram_7f84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 827 (1)             ; 3426 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 826 (0)             ; 3410 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 2046 (2046)               ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 826 (144)           ; 1364 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:510:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:510:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:511:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:511:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:512:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:512:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:513:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:513:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:514:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:514:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:515:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:515:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:518:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:518:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:519:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:519:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:520:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:520:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:521:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:521:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:522:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:522:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:523:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:523:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:524:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:524:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:525:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:525:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:526:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:526:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:527:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:527:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:528:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:528:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:529:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:529:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:530:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:530:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:531:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:531:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:532:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:532:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:533:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:533:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:534:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:534:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:535:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:535:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:536:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:536:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:537:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:537:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:538:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:538:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:539:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:539:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:540:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:540:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:541:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:541:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:542:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:542:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:543:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:543:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:544:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:544:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:545:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:545:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:546:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:546:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:547:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:547:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:548:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:548:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:549:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:549:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:550:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:550:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:551:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:551:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:552:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:552:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:553:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:553:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:554:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:554:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:555:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:555:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:556:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:556:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:557:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:557:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:558:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:558:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:559:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:559:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:560:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:560:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:561:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:561:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:562:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:562:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:563:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:563:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:564:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:564:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:565:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:565:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:566:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:566:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:567:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:567:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:568:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:568:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:569:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:569:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:570:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:570:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:571:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:571:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:572:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:572:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:573:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:573:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:574:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:574:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:575:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:575:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:576:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:576:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:577:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:577:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:578:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:578:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:579:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:579:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:580:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:580:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:581:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:581:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:582:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:582:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:583:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:583:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:584:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:584:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:585:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:585:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:586:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:586:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:587:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:587:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:588:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:588:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:589:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:589:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:590:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:590:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:591:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:591:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:592:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:592:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:593:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:593:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:594:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:594:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:595:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:595:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:596:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:596:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:597:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:597:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:598:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:598:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:599:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:599:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:600:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:600:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:601:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:601:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:602:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:602:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:603:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:603:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:604:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:604:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:605:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:605:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:606:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:606:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:607:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:607:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:608:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:608:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:609:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:609:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:610:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:610:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:611:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:611:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:612:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:612:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:613:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:613:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:614:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:614:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:615:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:615:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:616:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:616:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:617:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:617:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:618:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:618:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:619:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:619:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:620:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:620:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:621:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:621:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:622:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:622:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:623:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:623:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:624:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:624:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:625:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:625:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:626:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:626:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:627:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:627:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:628:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:628:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:629:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:629:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:630:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:630:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:631:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:631:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:632:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:632:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:633:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:633:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:634:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:634:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:635:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:635:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:636:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:636:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:637:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:637:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:638:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:638:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:639:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:639:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:640:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:640:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:641:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:641:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:642:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:642:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:643:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:643:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:644:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:644:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:645:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:645:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:646:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:646:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:647:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:647:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:648:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:648:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:649:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:649:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:650:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:650:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:651:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:651:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:652:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:652:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:653:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:653:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:654:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:654:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:655:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:655:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:656:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:656:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:657:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:657:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:658:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:658:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:659:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:659:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:660:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:660:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:661:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:661:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:662:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:662:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:663:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:663:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:664:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:664:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:665:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:665:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:666:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:666:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:667:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:667:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:668:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:668:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:669:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:669:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:670:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:670:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:671:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:671:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:672:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:672:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:673:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:673:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:674:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:674:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:675:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:675:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:676:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:676:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:677:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:677:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:678:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:678:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:679:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:679:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:680:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:680:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:681:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:681:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 0 (0)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 44 (12)             ; 734 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 14 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_8ci:auto_generated|                                                                                             ; 14 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated                                                             ; cntr_8ci                          ; work         ;
;                      |cmpr_pac:cmpr1|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|cmpr_pac:cmpr1                                              ; cmpr_pac                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 682 (682)                 ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |vga_frame_driver:my_frame_driver|                                                                                                   ; 308 (222)           ; 88 (61)                   ; 2359296           ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver                                                                                                                                                                                                                                                                                                           ; vga_frame_driver                  ; work         ;
;       |vga_driver:the_vga|                                                                                                              ; 38 (38)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_driver:the_vga                                                                                                                                                                                                                                                                                        ; vga_driver                        ; work         ;
;       |vga_frame:the_vga_draw_frame|                                                                                                    ; 32 (0)              ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame                                                                                                                                                                                                                                                                              ; vga_frame                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 32 (0)              ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_1go1:auto_generated|                                                                                            ; 32 (0)              ; 2 (2)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated                                                                                                                                                                                                               ; altsyncram_1go1                   ; work         ;
;                |decode_11a:rden_decode|                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_11a:rden_decode                                                                                                                                                                                        ; decode_11a                        ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_8la:decode3                                                                                                                                                                                            ; decode_8la                        ; work         ;
;                |mux_6hb:mux2|                                                                                                           ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|mux_6hb:mux2                                                                                                                                                                                                  ; mux_6hb                           ; work         ;
;       |vga_frame:vga_memory0|                                                                                                           ; 8 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory0                                                                                                                                                                                                                                                                                     ; vga_frame                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 8 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_1go1:auto_generated|                                                                                            ; 8 (0)               ; 2 (2)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated                                                                                                                                                                                                                      ; altsyncram_1go1                   ; work         ;
;                |decode_11a:rden_decode|                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_11a:rden_decode                                                                                                                                                                                               ; decode_11a                        ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_8la:decode3                                                                                                                                                                                                   ; decode_8la                        ; work         ;
;       |vga_frame:vga_memory1|                                                                                                           ; 8 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory1                                                                                                                                                                                                                                                                                     ; vga_frame                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 8 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_1go1:auto_generated|                                                                                            ; 8 (0)               ; 2 (2)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated                                                                                                                                                                                                                      ; altsyncram_1go1                   ; work         ;
;                |decode_11a:rden_decode|                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_11a:rden_decode                                                                                                                                                                                               ; decode_11a                        ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_8la:decode3                                                                                                                                                                                                   ; decode_8la                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7f84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 682          ; 128          ; 682          ; 87296  ; None      ;
; vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Single Port      ; 32768        ; 24           ; --           ; --           ; 786432 ; image.mif ;
; vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Single Port      ; 32768        ; 24           ; --           ; --           ; 786432 ; image.mif ;
; vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Single Port      ; 32768        ; 24           ; --           ; --           ; 786432 ; image.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL_PROJECT|S                                                                                                                                  ;
+-------------------+-------------+-------------+--------------+----------------+-------------+-------------------+-----------------+----------------+--------------+
; Name              ; S.DRAW_DONE ; S.WAIT_DRAW ; S.DRAW_BOARD ; S.UPDATE_BOARD ; S.WAIT_MOVE ; S.RUN_PIECE_MOVER ; S.WAIT_SELECTOR ; S.RUN_SELECTOR ; S.StartState ;
+-------------------+-------------+-------------+--------------+----------------+-------------+-------------------+-----------------+----------------+--------------+
; S.StartState      ; 0           ; 0           ; 0            ; 0              ; 0           ; 0                 ; 0               ; 0              ; 0            ;
; S.RUN_SELECTOR    ; 0           ; 0           ; 0            ; 0              ; 0           ; 0                 ; 0               ; 1              ; 1            ;
; S.WAIT_SELECTOR   ; 0           ; 0           ; 0            ; 0              ; 0           ; 0                 ; 1               ; 0              ; 1            ;
; S.RUN_PIECE_MOVER ; 0           ; 0           ; 0            ; 0              ; 0           ; 1                 ; 0               ; 0              ; 1            ;
; S.WAIT_MOVE       ; 0           ; 0           ; 0            ; 0              ; 1           ; 0                 ; 0               ; 0              ; 1            ;
; S.UPDATE_BOARD    ; 0           ; 0           ; 0            ; 1              ; 0           ; 0                 ; 0               ; 0              ; 1            ;
; S.DRAW_BOARD      ; 0           ; 0           ; 1            ; 0              ; 0           ; 0                 ; 0               ; 0              ; 1            ;
; S.WAIT_DRAW       ; 0           ; 1           ; 0            ; 0              ; 0           ; 0                 ; 0               ; 0              ; 1            ;
; S.DRAW_DONE       ; 1           ; 0           ; 0            ; 0              ; 0           ; 0                 ; 0               ; 0              ; 1            ;
+-------------------+-------------+-------------+--------------+----------------+-------------+-------------------+-----------------+----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL_PROJECT|selector:s1|S                                                                                            ;
+--------------+--------+--------------+----------+--------------+----------+--------------+----------+--------------+----------+---------+
; Name         ; S.DONE ; S.Debounce_4 ; S.SET_y2 ; S.Debounce_3 ; S.SET_x2 ; S.Debounce_2 ; S.SET_y1 ; S.Debounce_1 ; S.SET_x1 ; S.START ;
+--------------+--------+--------------+----------+--------------+----------+--------------+----------+--------------+----------+---------+
; S.START      ; 0      ; 0            ; 0        ; 0            ; 0        ; 0            ; 0        ; 0            ; 0        ; 0       ;
; S.SET_x1     ; 0      ; 0            ; 0        ; 0            ; 0        ; 0            ; 0        ; 0            ; 1        ; 1       ;
; S.Debounce_1 ; 0      ; 0            ; 0        ; 0            ; 0        ; 0            ; 0        ; 1            ; 0        ; 1       ;
; S.SET_y1     ; 0      ; 0            ; 0        ; 0            ; 0        ; 0            ; 1        ; 0            ; 0        ; 1       ;
; S.Debounce_2 ; 0      ; 0            ; 0        ; 0            ; 0        ; 1            ; 0        ; 0            ; 0        ; 1       ;
; S.SET_x2     ; 0      ; 0            ; 0        ; 0            ; 1        ; 0            ; 0        ; 0            ; 0        ; 1       ;
; S.Debounce_3 ; 0      ; 0            ; 0        ; 1            ; 0        ; 0            ; 0        ; 0            ; 0        ; 1       ;
; S.SET_y2     ; 0      ; 0            ; 1        ; 0            ; 0        ; 0            ; 0        ; 0            ; 0        ; 1       ;
; S.Debounce_4 ; 0      ; 1            ; 0        ; 0            ; 0        ; 0            ; 0        ; 0            ; 0        ; 1       ;
; S.DONE       ; 1      ; 0            ; 0        ; 0            ; 0        ; 0            ; 0        ; 0            ; 0        ; 1       ;
+--------------+--------+--------------+----------+--------------+----------+--------------+----------+--------------+----------+---------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL_PROJECT|PIECE_MOVER:p1|S                                                                                                             ;
+-------------------+--------+-------------------+----------------+-------------------+------------------+----------------+----------------+---------+--------+
; Name              ; S.DONE ; S.REMOVE_CAPTURED ; S.PLACE_TARGET ; S.REMOVE_SELECTED ; S.CHECK_DISTANCE ; S.CHECK_TARGET ; S.CHECK_PLAYER ; S.START ; S.FAIL ;
+-------------------+--------+-------------------+----------------+-------------------+------------------+----------------+----------------+---------+--------+
; S.START           ; 0      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0              ; 0       ; 0      ;
; S.CHECK_PLAYER    ; 0      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 1              ; 1       ; 0      ;
; S.CHECK_TARGET    ; 0      ; 0                 ; 0              ; 0                 ; 0                ; 1              ; 0              ; 1       ; 0      ;
; S.CHECK_DISTANCE  ; 0      ; 0                 ; 0              ; 0                 ; 1                ; 0              ; 0              ; 1       ; 0      ;
; S.REMOVE_SELECTED ; 0      ; 0                 ; 0              ; 1                 ; 0                ; 0              ; 0              ; 1       ; 0      ;
; S.PLACE_TARGET    ; 0      ; 0                 ; 1              ; 0                 ; 0                ; 0              ; 0              ; 1       ; 0      ;
; S.REMOVE_CAPTURED ; 0      ; 1                 ; 0              ; 0                 ; 0                ; 0              ; 0              ; 1       ; 0      ;
; S.DONE            ; 1      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0              ; 1       ; 0      ;
; S.FAIL            ; 0      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0              ; 1       ; 1      ;
+-------------------+--------+-------------------+----------------+-------------------+------------------+----------------+----------------+---------+--------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL_PROJECT|BOARD_DRAWER:b1|S                                                                                               ;
+-----------------+---------------+----------+-----------------+----------------+-------------+---------------+---------------+---------+--------+
; Name            ; S.CHECK_COLOR ; S.IDX_UP ; S.DISABLE_WRITE ; S.ENABLE_WRITE ; S.SET_COLOR ; S.CONVERT_IDX ; S.SET_ADDRESS ; S.START ; S.WAIT ;
+-----------------+---------------+----------+-----------------+----------------+-------------+---------------+---------------+---------+--------+
; S.START         ; 0             ; 0        ; 0               ; 0              ; 0           ; 0             ; 0             ; 0       ; 0      ;
; S.SET_ADDRESS   ; 0             ; 0        ; 0               ; 0              ; 0           ; 0             ; 1             ; 1       ; 0      ;
; S.CONVERT_IDX   ; 0             ; 0        ; 0               ; 0              ; 0           ; 1             ; 0             ; 1       ; 0      ;
; S.SET_COLOR     ; 0             ; 0        ; 0               ; 0              ; 1           ; 0             ; 0             ; 1       ; 0      ;
; S.ENABLE_WRITE  ; 0             ; 0        ; 0               ; 1              ; 0           ; 0             ; 0             ; 1       ; 0      ;
; S.DISABLE_WRITE ; 0             ; 0        ; 1               ; 0              ; 0           ; 0             ; 0             ; 1       ; 0      ;
; S.IDX_UP        ; 0             ; 1        ; 0               ; 0              ; 0           ; 0             ; 0             ; 1       ; 0      ;
; S.CHECK_COLOR   ; 1             ; 0        ; 0               ; 0              ; 0           ; 0             ; 0             ; 1       ; 0      ;
; S.WAIT          ; 0             ; 0        ; 0               ; 0              ; 0           ; 0             ; 0             ; 1       ; 1      ;
+-----------------+---------------+----------+-----------------+----------------+-------------+---------------+---------------+---------+--------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL_PROJECT|vga_frame_driver:my_frame_driver|wr_id                                       ;
+----------------------------+----------------------+----------------------------+----------------------------+
; Name                       ; wr_id.MEM_INIT_WRITE ; wr_id.MEM_M0_WRITE_M1_READ ; wr_id.MEM_M0_READ_M1_WRITE ;
+----------------------------+----------------------+----------------------------+----------------------------+
; wr_id.MEM_INIT_WRITE       ; 0                    ; 0                          ; 0                          ;
; wr_id.MEM_M0_READ_M1_WRITE ; 1                    ; 0                          ; 1                          ;
; wr_id.MEM_M0_WRITE_M1_READ ; 1                    ; 1                          ; 0                          ;
+----------------------------+----------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL_PROJECT|vga_frame_driver:my_frame_driver|S                                      ;
+------------------+---------------+-----------------+------------------+------------+---------+---------+
; Name             ; S.RFM_DRAWING ; S.RFM_INIT_WAIT ; S.RFM_INIT_START ; S.W2M_DONE ; S.ERROR ; S.START ;
+------------------+---------------+-----------------+------------------+------------+---------+---------+
; S.START          ; 0             ; 0               ; 0                ; 0          ; 0       ; 0       ;
; S.W2M_DONE       ; 0             ; 0               ; 0                ; 1          ; 0       ; 1       ;
; S.RFM_INIT_START ; 0             ; 0               ; 1                ; 0          ; 0       ; 1       ;
; S.RFM_INIT_WAIT  ; 0             ; 1               ; 0                ; 0          ; 0       ; 1       ;
; S.RFM_DRAWING    ; 1             ; 0               ; 0                ; 0          ; 0       ; 1       ;
; S.ERROR          ; 0             ; 0               ; 0                ; 0          ; 1       ; 1       ;
+------------------+---------------+-----------------+------------------+------------+---------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                           ;
+----------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                            ; Reason for Removal                                                ;
+----------------------------------------------------------+-------------------------------------------------------------------+
; PIECE_MOVER:p1|x_middle[5]                               ; Stuck at GND due to stuck port data_in                            ;
; PIECE_MOVER:p1|y_middle[5]                               ; Stuck at GND due to stuck port data_in                            ;
; BOARD_DRAWER:b1|X[3]                                     ; Stuck at GND due to stuck port data_in                            ;
; BOARD_DRAWER:b1|Y[3]                                     ; Stuck at GND due to stuck port data_in                            ;
; BOARD_DRAWER:b1|Y_step[7..10]                            ; Stuck at GND due to stuck port data_in                            ;
; PIECE_MOVER:p1|x_middle[4]                               ; Stuck at GND due to stuck port data_in                            ;
; PIECE_MOVER:p1|y_middle[4]                               ; Stuck at GND due to stuck port data_in                            ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[3,4,6] ; Merged with BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[10] ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[7]     ; Merged with BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[15] ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[21]    ; Merged with BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[18] ;
; BOARD_DRAWER:b1|color[3,4,6]                             ; Merged with BOARD_DRAWER:b1|color[10]                             ;
; BOARD_DRAWER:b1|color[7]                                 ; Merged with BOARD_DRAWER:b1|color[15]                             ;
; BOARD_DRAWER:b1|color[21]                                ; Merged with BOARD_DRAWER:b1|color[18]                             ;
; S~4                                                      ; Lost fanout                                                       ;
; S~5                                                      ; Lost fanout                                                       ;
; S~6                                                      ; Lost fanout                                                       ;
; S~7                                                      ; Lost fanout                                                       ;
; selector:s1|S~4                                          ; Lost fanout                                                       ;
; selector:s1|S~5                                          ; Lost fanout                                                       ;
; selector:s1|S~6                                          ; Lost fanout                                                       ;
; selector:s1|S~7                                          ; Lost fanout                                                       ;
; PIECE_MOVER:p1|S~4                                       ; Lost fanout                                                       ;
; PIECE_MOVER:p1|S~5                                       ; Lost fanout                                                       ;
; PIECE_MOVER:p1|S~6                                       ; Lost fanout                                                       ;
; PIECE_MOVER:p1|S~8                                       ; Lost fanout                                                       ;
; PIECE_MOVER:p1|S~9                                       ; Lost fanout                                                       ;
; PIECE_MOVER:p1|S~10                                      ; Lost fanout                                                       ;
; PIECE_MOVER:p1|S~11                                      ; Lost fanout                                                       ;
; BOARD_DRAWER:b1|S~4                                      ; Lost fanout                                                       ;
; BOARD_DRAWER:b1|S~5                                      ; Lost fanout                                                       ;
; BOARD_DRAWER:b1|S~6                                      ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S~4                     ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S~5                     ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S~8                     ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S~9                     ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S~10                    ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S~11                    ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|wr_id.MEM_INIT_WRITE    ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S.START                 ; Merged with BOARD_DRAWER:b1|S.START                               ;
; vga_frame_driver:my_frame_driver|S.ERROR                 ; Stuck at GND due to stuck port data_in                            ;
; Total Number of Removed Registers = 47                   ;                                                                   ;
+----------------------------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9419  ;
; Number of registers using Synchronous Clear  ; 162   ;
; Number of registers using Synchronous Load   ; 828   ;
; Number of registers using Asynchronous Clear ; 3644  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3110  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Curr_Player_Turn                                                                                                                                                                                                                                                                                                                ; 10      ;
; BOARD[100]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[101]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[105]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[106]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[107]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[111]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[112]                                                                                                                                                                                                                                                                                                                      ; 12      ;
; BOARD[113]                                                                                                                                                                                                                                                                                                                      ; 12      ;
; BOARD[117]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[118]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[119]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[121]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[127]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[133]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[139]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[148]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[154]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[15]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[160]                                                                                                                                                                                                                                                                                                                      ; 12      ;
; BOARD[166]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[169]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[175]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[181]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[187]                                                                                                                                                                                                                                                                                                                      ; 9       ;
; BOARD[21]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[24]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[30]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[36]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[3]                                                                                                                                                                                                                                                                                                                        ; 9       ;
; BOARD[42]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[51]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[57]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[63]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[69]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[72]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[73]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[74]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[78]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[79]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[80]                                                                                                                                                                                                                                                                                                                       ; 12      ;
; BOARD[84]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[85]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[86]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[90]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[91]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[92]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[99]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; BOARD[9]                                                                                                                                                                                                                                                                                                                        ; 9       ;
; BOARD_DRAWER:b1|X[1]                                                                                                                                                                                                                                                                                                            ; 8       ;
; BOARD_DRAWER:b1|X[0]                                                                                                                                                                                                                                                                                                            ; 8       ;
; BOARD_DRAWER:b1|Y[2]                                                                                                                                                                                                                                                                                                            ; 3       ;
; BOARD_DRAWER:b1|Y[1]                                                                                                                                                                                                                                                                                                            ; 4       ;
; BOARD_DRAWER:b1|Y[0]                                                                                                                                                                                                                                                                                                            ; 6       ;
; BOARD_DRAWER:b1|X[2]                                                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 65                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|read_buf_mem_address[10]                                                                                                      ;
; 3:1                ; 193 bits  ; 386 LEs       ; 193 LEs              ; 193 LEs                ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|updated_board[127]                                                                                                                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[63][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[62][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[61][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[60][1]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[59][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[58][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[57][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[56][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[55][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[54][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[53][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[52][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[51][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[50][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[49][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[48][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[47][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[46][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[45][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[44][1]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[43][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[42][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[41][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[40][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[39][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[38][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[37][1]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[36][1]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[35][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[34][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[33][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[32][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[31][1]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[30][1]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[29][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[28][1]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[27][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[26][1]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[25][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[24][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[23][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[22][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[21][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[20][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[19][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[18][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[17][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[16][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[15][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[14][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[13][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[12][0]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[11][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[10][2]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[9][2]                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[8][0]                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[7][0]                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[6][2]                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[5][2]                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[4][2]                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[3][2]                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[2][0]                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[1][0]                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |FINAL_PROJECT|PIECE_MOVER:p1|board_mem[0][2]                                                                                                                                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |FINAL_PROJECT|PIECE_MOVER:p1|getStatus:Select_Get|Mux0                                                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |FINAL_PROJECT|PIECE_MOVER:p1|getStatus:Target_Get|Mux0                                                                                                                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|mux_6hb:mux2|l2_w6_n0_mux_dataout ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |FINAL_PROJECT|BOARD_DRAWER:b1|getStatus:g1|Mux2                                                                                                                              ;
; 9:1                ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|VGA_R[0]                                                                                                                      ;
; 64:1               ; 3 bits    ; 126 LEs       ; 126 LEs              ; 0 LEs                  ; No         ; |FINAL_PROJECT|PIECE_MOVER:p1|Mux1                                                                                                                                            ;
; 49:1               ; 2 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FINAL_PROJECT|PIECE_MOVER:p1|getStatus:Select_Get|Mux0                                                                                                                       ;
; 49:1               ; 2 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FINAL_PROJECT|PIECE_MOVER:p1|getStatus:Target_Get|Mux0                                                                                                                       ;
; 49:1               ; 2 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FINAL_PROJECT|BOARD_DRAWER:b1|getStatus:g1|Mux2                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |FINAL_PROJECT ;
+-----------------+-------+-----------------------------------------------------+
; Parameter Name  ; Value ; Type                                                ;
+-----------------+-------+-----------------------------------------------------+
; StartState      ; 0000  ; Unsigned Binary                                     ;
; RUN_SELECTOR    ; 0001  ; Unsigned Binary                                     ;
; WAIT_SELECTOR   ; 0011  ; Unsigned Binary                                     ;
; RUN_PIECE_MOVER ; 0100  ; Unsigned Binary                                     ;
; WAIT_MOVE       ; 0101  ; Unsigned Binary                                     ;
; UPDATE_BOARD    ; 0110  ; Unsigned Binary                                     ;
; DRAW_BOARD      ; 0111  ; Unsigned Binary                                     ;
; WAIT_DRAW       ; 1000  ; Unsigned Binary                                     ;
; DRAW_DONE       ; 1001  ; Unsigned Binary                                     ;
+-----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver ;
+----------------------+------------------+-------------------------------------+
; Parameter Name       ; Value            ; Type                                ;
+----------------------+------------------+-------------------------------------+
; START                ; 00000000         ; Unsigned Binary                     ;
; W2M_DONE             ; 00000100         ; Unsigned Binary                     ;
; RFM_INIT_START       ; 00000101         ; Unsigned Binary                     ;
; RFM_INIT_WAIT        ; 00000110         ; Unsigned Binary                     ;
; RFM_DRAWING          ; 00000111         ; Unsigned Binary                     ;
; ERROR                ; 11111111         ; Unsigned Binary                     ;
; MEMORY_SIZE          ; 0100101100000000 ; Unsigned Binary                     ;
; PIXEL_VIRTUAL_SIZE   ; 0000000000000100 ; Unsigned Binary                     ;
; VGA_WIDTH            ; 0000001010000000 ; Unsigned Binary                     ;
; VGA_HEIGHT           ; 0000000111100000 ; Unsigned Binary                     ;
; VIRTUAL_PIXEL_WIDTH  ; 0000000010100000 ; Unsigned Binary                     ;
; VIRTUAL_PIXEL_HEIGHT ; 0000000001111000 ; Unsigned Binary                     ;
; MEM_INIT_WRITE       ; 00               ; Unsigned Binary                     ;
; MEM_M0_READ_M1_WRITE ; 01               ; Unsigned Binary                     ;
; MEM_M0_WRITE_M1_READ ; 10               ; Unsigned Binary                     ;
; MEM_ERROR            ; 11               ; Unsigned Binary                     ;
+----------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; image.mif            ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_1go1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; image.mif            ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_1go1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                        ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; image.mif            ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1go1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_driver:the_vga ;
+----------------+----------------------------------+----------------------------------------------+
; Parameter Name ; Value                            ; Type                                         ;
+----------------+----------------------------------+----------------------------------------------+
; HA_END         ; 1001111111                       ; Unsigned Binary                              ;
; HS_STA         ; 00000000000000000000001010001111 ; Unsigned Binary                              ;
; HS_END         ; 00000000000000000000001011101111 ; Unsigned Binary                              ;
; WIDTH          ; 1100011111                       ; Unsigned Binary                              ;
; VA_END         ; 0111011111                       ; Unsigned Binary                              ;
; VS_STA         ; 00000000000000000000000111101001 ; Unsigned Binary                              ;
; VS_END         ; 00000000000000000000000111101011 ; Unsigned Binary                              ;
; HEIGHT         ; 1000001100                       ; Unsigned Binary                              ;
+----------------+----------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BOARD_DRAWER:b1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; START          ; 0000  ; Unsigned Binary                     ;
; SET_ADDRESS    ; 0001  ; Unsigned Binary                     ;
; CONVERT_IDX    ; 0010  ; Unsigned Binary                     ;
; SET_COLOR      ; 0011  ; Unsigned Binary                     ;
; ENABLE_WRITE   ; 0100  ; Unsigned Binary                     ;
; DISABLE_WRITE  ; 0101  ; Unsigned Binary                     ;
; IDX_UP         ; 0110  ; Unsigned Binary                     ;
; CHECK_COLOR    ; 0111  ; Unsigned Binary                     ;
; WAIT           ; 1000  ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PIECE_MOVER:p1 ;
+-----------------+----------+--------------------------------+
; Parameter Name  ; Value    ; Type                           ;
+-----------------+----------+--------------------------------+
; START           ; 00000000 ; Unsigned Binary                ;
; CHECK_PLAYER    ; 00000001 ; Unsigned Binary                ;
; CHECK_TARGET    ; 00000010 ; Unsigned Binary                ;
; CHECK_DISTANCE  ; 00000011 ; Unsigned Binary                ;
; REMOVE_SELECTED ; 00000100 ; Unsigned Binary                ;
; PLACE_TARGET    ; 00000101 ; Unsigned Binary                ;
; REMOVE_CAPTURED ; 00000110 ; Unsigned Binary                ;
; DONE            ; 00000111 ; Unsigned Binary                ;
; FAIL            ; 00001000 ; Unsigned Binary                ;
+-----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: selector:s1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; START          ; 0000  ; Unsigned Binary                 ;
; SET_x1         ; 0001  ; Unsigned Binary                 ;
; Debounce_1     ; 0010  ; Unsigned Binary                 ;
; SET_y1         ; 0011  ; Unsigned Binary                 ;
; Debounce_2     ; 0100  ; Unsigned Binary                 ;
; SET_x2         ; 0101  ; Unsigned Binary                 ;
; Debounce_3     ; 0110  ; Unsigned Binary                 ;
; SET_y2         ; 0111  ; Unsigned Binary                 ;
; Debounce_4     ; 1000  ; Unsigned Binary                 ;
; DONE           ; 1001  ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 682                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 682                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 2067                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 682                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BOARD_DRAWER:b1|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_p3m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                             ;
; Entity Instance                           ; vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIECE_MOVER:p1|getStatus:Target_Get"                                                                                                                                                  ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_location ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_location ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIECE_MOVER:p1|getStatus:Select_Get"                                                                                                                                                  ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_location ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_location ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIECE_MOVER:p1"                                                                                                                                         ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; x_Selected ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "x_Selected[4..4]" will be connected to GND. ;
; y_Selected ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "y_Selected[4..4]" will be connected to GND. ;
; x_Target   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "x_Target[4..4]" will be connected to GND.   ;
; y_Target   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "y_Target[4..4]" will be connected to GND.   ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "three_decimal_vals_w_neg:display|seven_segment:dig0" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; i[3..1] ; Input ; Info     ; Stuck at GND                                       ;
+---------+-------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "three_decimal_vals_w_neg:display|seven_segment:dig1" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; i[3..1] ; Input ; Info     ; Stuck at GND                                       ;
+---------+-------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "three_decimal_vals_w_neg:display|seven_segment:dig2" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; i[3..1] ; Input ; Info     ; Stuck at GND                                       ;
+---------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "three_decimal_vals_w_neg:display"                                                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "val[3..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame"                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1"                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0"                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_driver:my_frame_driver"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; active_pixels ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 682                 ; 682              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 868                         ;
;     CLR               ; 48                          ;
;     CLR SLD           ; 18                          ;
;     ENA               ; 74                          ;
;     ENA CLR           ; 648                         ;
;     ENA CLR SCLR      ; 59                          ;
;     ENA CLR SLD       ; 15                          ;
;     plain             ; 6                           ;
; arriav_lcell_comb     ; 2627                        ;
;     arith             ; 175                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 79                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 23                          ;
;         5 data inputs ; 4                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 2395                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 104                         ;
;         2 data inputs ; 355                         ;
;         3 data inputs ; 321                         ;
;         4 data inputs ; 903                         ;
;         5 data inputs ; 163                         ;
;         6 data inputs ; 547                         ;
;     shared            ; 56                          ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 2                           ;
; boundary_port         ; 760                         ;
; stratixv_ram_block    ; 288                         ;
;                       ;                             ;
; Max LUT depth         ; 17.20                       ;
; Average LUT depth     ; 4.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                           ; Details                                                                                                                                             ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BOARD[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[0]                                    ; N/A                                                                                                                                                 ;
; BOARD[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[0]                                    ; N/A                                                                                                                                                 ;
; BOARD[100]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[100]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[100]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[100]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[101]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[101]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[101]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[101]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[102]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[102]                                  ; N/A                                                                                                                                                 ;
; BOARD[102]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[102]                                  ; N/A                                                                                                                                                 ;
; BOARD[103]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[103]                                  ; N/A                                                                                                                                                 ;
; BOARD[103]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[103]                                  ; N/A                                                                                                                                                 ;
; BOARD[104]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[104]                                  ; N/A                                                                                                                                                 ;
; BOARD[104]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[104]                                  ; N/A                                                                                                                                                 ;
; BOARD[105]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[105]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[105]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[105]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[106]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[106]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[106]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[106]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[107]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[107]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[107]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[107]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[108]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[108]                                  ; N/A                                                                                                                                                 ;
; BOARD[108]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[108]                                  ; N/A                                                                                                                                                 ;
; BOARD[109]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[109]                                  ; N/A                                                                                                                                                 ;
; BOARD[109]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[109]                                  ; N/A                                                                                                                                                 ;
; BOARD[10]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[10]                                   ; N/A                                                                                                                                                 ;
; BOARD[10]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[10]                                   ; N/A                                                                                                                                                 ;
; BOARD[110]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[110]                                  ; N/A                                                                                                                                                 ;
; BOARD[110]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[110]                                  ; N/A                                                                                                                                                 ;
; BOARD[111]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[111]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[111]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[111]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[112]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[112]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[112]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[112]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[113]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[113]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[113]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[113]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[114]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[114]                                  ; N/A                                                                                                                                                 ;
; BOARD[114]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[114]                                  ; N/A                                                                                                                                                 ;
; BOARD[115]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[115]                                  ; N/A                                                                                                                                                 ;
; BOARD[115]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[115]                                  ; N/A                                                                                                                                                 ;
; BOARD[116]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[116]                                  ; N/A                                                                                                                                                 ;
; BOARD[116]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[116]                                  ; N/A                                                                                                                                                 ;
; BOARD[117]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[117]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[117]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[117]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[118]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[118]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[118]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[118]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[119]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[119]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[119]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[119]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[11]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[11]                                   ; N/A                                                                                                                                                 ;
; BOARD[11]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[11]                                   ; N/A                                                                                                                                                 ;
; BOARD[120]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[120]                                  ; N/A                                                                                                                                                 ;
; BOARD[120]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[120]                                  ; N/A                                                                                                                                                 ;
; BOARD[121]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[121]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[121]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[121]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[122]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[122]                                  ; N/A                                                                                                                                                 ;
; BOARD[122]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[122]                                  ; N/A                                                                                                                                                 ;
; BOARD[123]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[123]                                  ; N/A                                                                                                                                                 ;
; BOARD[123]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[123]                                  ; N/A                                                                                                                                                 ;
; BOARD[124]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[124]                                  ; N/A                                                                                                                                                 ;
; BOARD[124]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[124]                                  ; N/A                                                                                                                                                 ;
; BOARD[125]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[125]                                  ; N/A                                                                                                                                                 ;
; BOARD[125]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[125]                                  ; N/A                                                                                                                                                 ;
; BOARD[126]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[126]                                  ; N/A                                                                                                                                                 ;
; BOARD[126]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[126]                                  ; N/A                                                                                                                                                 ;
; BOARD[127]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[127]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[127]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[127]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[128]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[128]                                  ; N/A                                                                                                                                                 ;
; BOARD[128]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[128]                                  ; N/A                                                                                                                                                 ;
; BOARD[129]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[129]                                  ; N/A                                                                                                                                                 ;
; BOARD[129]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[129]                                  ; N/A                                                                                                                                                 ;
; BOARD[12]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[12]                                   ; N/A                                                                                                                                                 ;
; BOARD[12]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[12]                                   ; N/A                                                                                                                                                 ;
; BOARD[130]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[130]                                  ; N/A                                                                                                                                                 ;
; BOARD[130]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[130]                                  ; N/A                                                                                                                                                 ;
; BOARD[131]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[131]                                  ; N/A                                                                                                                                                 ;
; BOARD[131]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[131]                                  ; N/A                                                                                                                                                 ;
; BOARD[132]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[132]                                  ; N/A                                                                                                                                                 ;
; BOARD[132]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[132]                                  ; N/A                                                                                                                                                 ;
; BOARD[133]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[133]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[133]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[133]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[134]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[134]                                  ; N/A                                                                                                                                                 ;
; BOARD[134]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[134]                                  ; N/A                                                                                                                                                 ;
; BOARD[135]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[135]                                  ; N/A                                                                                                                                                 ;
; BOARD[135]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[135]                                  ; N/A                                                                                                                                                 ;
; BOARD[136]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[136]                                  ; N/A                                                                                                                                                 ;
; BOARD[136]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[136]                                  ; N/A                                                                                                                                                 ;
; BOARD[137]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[137]                                  ; N/A                                                                                                                                                 ;
; BOARD[137]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[137]                                  ; N/A                                                                                                                                                 ;
; BOARD[138]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[138]                                  ; N/A                                                                                                                                                 ;
; BOARD[138]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[138]                                  ; N/A                                                                                                                                                 ;
; BOARD[139]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[139]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[139]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[139]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[13]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[13]                                   ; N/A                                                                                                                                                 ;
; BOARD[13]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[13]                                   ; N/A                                                                                                                                                 ;
; BOARD[140]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[140]                                  ; N/A                                                                                                                                                 ;
; BOARD[140]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[140]                                  ; N/A                                                                                                                                                 ;
; BOARD[141]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[141]                                  ; N/A                                                                                                                                                 ;
; BOARD[141]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[141]                                  ; N/A                                                                                                                                                 ;
; BOARD[142]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[142]                                  ; N/A                                                                                                                                                 ;
; BOARD[142]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[142]                                  ; N/A                                                                                                                                                 ;
; BOARD[143]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[143]                                  ; N/A                                                                                                                                                 ;
; BOARD[143]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[143]                                  ; N/A                                                                                                                                                 ;
; BOARD[144]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[144]                                  ; N/A                                                                                                                                                 ;
; BOARD[144]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[144]                                  ; N/A                                                                                                                                                 ;
; BOARD[145]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[145]                                  ; N/A                                                                                                                                                 ;
; BOARD[145]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[145]                                  ; N/A                                                                                                                                                 ;
; BOARD[146]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[146]                                  ; N/A                                                                                                                                                 ;
; BOARD[146]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[146]                                  ; N/A                                                                                                                                                 ;
; BOARD[147]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[147]                                  ; N/A                                                                                                                                                 ;
; BOARD[147]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[147]                                  ; N/A                                                                                                                                                 ;
; BOARD[148]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[148]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[148]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[148]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[149]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[149]                                  ; N/A                                                                                                                                                 ;
; BOARD[149]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[149]                                  ; N/A                                                                                                                                                 ;
; BOARD[14]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[14]                                   ; N/A                                                                                                                                                 ;
; BOARD[14]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[14]                                   ; N/A                                                                                                                                                 ;
; BOARD[150]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[150]                                  ; N/A                                                                                                                                                 ;
; BOARD[150]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[150]                                  ; N/A                                                                                                                                                 ;
; BOARD[151]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[151]                                  ; N/A                                                                                                                                                 ;
; BOARD[151]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[151]                                  ; N/A                                                                                                                                                 ;
; BOARD[152]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[152]                                  ; N/A                                                                                                                                                 ;
; BOARD[152]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[152]                                  ; N/A                                                                                                                                                 ;
; BOARD[153]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[153]                                  ; N/A                                                                                                                                                 ;
; BOARD[153]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[153]                                  ; N/A                                                                                                                                                 ;
; BOARD[154]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[154]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[154]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[154]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[155]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[155]                                  ; N/A                                                                                                                                                 ;
; BOARD[155]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[155]                                  ; N/A                                                                                                                                                 ;
; BOARD[156]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[156]                                  ; N/A                                                                                                                                                 ;
; BOARD[156]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[156]                                  ; N/A                                                                                                                                                 ;
; BOARD[157]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[157]                                  ; N/A                                                                                                                                                 ;
; BOARD[157]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[157]                                  ; N/A                                                                                                                                                 ;
; BOARD[158]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[158]                                  ; N/A                                                                                                                                                 ;
; BOARD[158]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[158]                                  ; N/A                                                                                                                                                 ;
; BOARD[159]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[159]                                  ; N/A                                                                                                                                                 ;
; BOARD[159]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[159]                                  ; N/A                                                                                                                                                 ;
; BOARD[15]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[15]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[15]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[15]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[160]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[160]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[160]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[160]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[161]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[161]                                  ; N/A                                                                                                                                                 ;
; BOARD[161]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[161]                                  ; N/A                                                                                                                                                 ;
; BOARD[162]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[162]                                  ; N/A                                                                                                                                                 ;
; BOARD[162]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[162]                                  ; N/A                                                                                                                                                 ;
; BOARD[163]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[163]                                  ; N/A                                                                                                                                                 ;
; BOARD[163]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[163]                                  ; N/A                                                                                                                                                 ;
; BOARD[164]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[164]                                  ; N/A                                                                                                                                                 ;
; BOARD[164]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[164]                                  ; N/A                                                                                                                                                 ;
; BOARD[165]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[165]                                  ; N/A                                                                                                                                                 ;
; BOARD[165]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[165]                                  ; N/A                                                                                                                                                 ;
; BOARD[166]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[166]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[166]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[166]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[167]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[167]                                  ; N/A                                                                                                                                                 ;
; BOARD[167]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[167]                                  ; N/A                                                                                                                                                 ;
; BOARD[168]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[168]                                  ; N/A                                                                                                                                                 ;
; BOARD[168]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[168]                                  ; N/A                                                                                                                                                 ;
; BOARD[169]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[169]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[169]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[169]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[16]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[16]                                   ; N/A                                                                                                                                                 ;
; BOARD[16]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[16]                                   ; N/A                                                                                                                                                 ;
; BOARD[170]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[170]                                  ; N/A                                                                                                                                                 ;
; BOARD[170]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[170]                                  ; N/A                                                                                                                                                 ;
; BOARD[171]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[171]                                  ; N/A                                                                                                                                                 ;
; BOARD[171]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[171]                                  ; N/A                                                                                                                                                 ;
; BOARD[172]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[172]                                  ; N/A                                                                                                                                                 ;
; BOARD[172]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[172]                                  ; N/A                                                                                                                                                 ;
; BOARD[173]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[173]                                  ; N/A                                                                                                                                                 ;
; BOARD[173]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[173]                                  ; N/A                                                                                                                                                 ;
; BOARD[174]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[174]                                  ; N/A                                                                                                                                                 ;
; BOARD[174]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[174]                                  ; N/A                                                                                                                                                 ;
; BOARD[175]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[175]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[175]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[175]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[176]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[176]                                  ; N/A                                                                                                                                                 ;
; BOARD[176]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[176]                                  ; N/A                                                                                                                                                 ;
; BOARD[177]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[177]                                  ; N/A                                                                                                                                                 ;
; BOARD[177]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[177]                                  ; N/A                                                                                                                                                 ;
; BOARD[178]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[178]                                  ; N/A                                                                                                                                                 ;
; BOARD[178]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[178]                                  ; N/A                                                                                                                                                 ;
; BOARD[179]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[179]                                  ; N/A                                                                                                                                                 ;
; BOARD[179]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[179]                                  ; N/A                                                                                                                                                 ;
; BOARD[17]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[17]                                   ; N/A                                                                                                                                                 ;
; BOARD[17]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[17]                                   ; N/A                                                                                                                                                 ;
; BOARD[180]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[180]                                  ; N/A                                                                                                                                                 ;
; BOARD[180]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[180]                                  ; N/A                                                                                                                                                 ;
; BOARD[181]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[181]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[181]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[181]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[182]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[182]                                  ; N/A                                                                                                                                                 ;
; BOARD[182]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[182]                                  ; N/A                                                                                                                                                 ;
; BOARD[183]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[183]                                  ; N/A                                                                                                                                                 ;
; BOARD[183]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[183]                                  ; N/A                                                                                                                                                 ;
; BOARD[184]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[184]                                  ; N/A                                                                                                                                                 ;
; BOARD[184]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[184]                                  ; N/A                                                                                                                                                 ;
; BOARD[185]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[185]                                  ; N/A                                                                                                                                                 ;
; BOARD[185]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[185]                                  ; N/A                                                                                                                                                 ;
; BOARD[186]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[186]                                  ; N/A                                                                                                                                                 ;
; BOARD[186]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[186]                                  ; N/A                                                                                                                                                 ;
; BOARD[187]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[187]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[187]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[187]~_wirecell                        ; N/A                                                                                                                                                 ;
; BOARD[188]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[188]                                  ; N/A                                                                                                                                                 ;
; BOARD[188]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[188]                                  ; N/A                                                                                                                                                 ;
; BOARD[189]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[189]                                  ; N/A                                                                                                                                                 ;
; BOARD[189]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[189]                                  ; N/A                                                                                                                                                 ;
; BOARD[18]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[18]                                   ; N/A                                                                                                                                                 ;
; BOARD[18]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[18]                                   ; N/A                                                                                                                                                 ;
; BOARD[190]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[190]                                  ; N/A                                                                                                                                                 ;
; BOARD[190]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[190]                                  ; N/A                                                                                                                                                 ;
; BOARD[191]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[191]                                  ; N/A                                                                                                                                                 ;
; BOARD[191]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[191]                                  ; N/A                                                                                                                                                 ;
; BOARD[19]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[19]                                   ; N/A                                                                                                                                                 ;
; BOARD[19]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[19]                                   ; N/A                                                                                                                                                 ;
; BOARD[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[1]                                    ; N/A                                                                                                                                                 ;
; BOARD[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[1]                                    ; N/A                                                                                                                                                 ;
; BOARD[20]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[20]                                   ; N/A                                                                                                                                                 ;
; BOARD[20]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[20]                                   ; N/A                                                                                                                                                 ;
; BOARD[21]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[21]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[21]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[21]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[22]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[22]                                   ; N/A                                                                                                                                                 ;
; BOARD[22]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[22]                                   ; N/A                                                                                                                                                 ;
; BOARD[23]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[23]                                   ; N/A                                                                                                                                                 ;
; BOARD[23]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[23]                                   ; N/A                                                                                                                                                 ;
; BOARD[24]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[24]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[24]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[24]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[25]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[25]                                   ; N/A                                                                                                                                                 ;
; BOARD[25]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[25]                                   ; N/A                                                                                                                                                 ;
; BOARD[26]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[26]                                   ; N/A                                                                                                                                                 ;
; BOARD[26]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[26]                                   ; N/A                                                                                                                                                 ;
; BOARD[27]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[27]                                   ; N/A                                                                                                                                                 ;
; BOARD[27]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[27]                                   ; N/A                                                                                                                                                 ;
; BOARD[28]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[28]                                   ; N/A                                                                                                                                                 ;
; BOARD[28]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[28]                                   ; N/A                                                                                                                                                 ;
; BOARD[29]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[29]                                   ; N/A                                                                                                                                                 ;
; BOARD[29]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[29]                                   ; N/A                                                                                                                                                 ;
; BOARD[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[2]                                    ; N/A                                                                                                                                                 ;
; BOARD[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[2]                                    ; N/A                                                                                                                                                 ;
; BOARD[30]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[30]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[30]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[30]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[31]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[31]                                   ; N/A                                                                                                                                                 ;
; BOARD[31]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[31]                                   ; N/A                                                                                                                                                 ;
; BOARD[32]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[32]                                   ; N/A                                                                                                                                                 ;
; BOARD[32]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[32]                                   ; N/A                                                                                                                                                 ;
; BOARD[33]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[33]                                   ; N/A                                                                                                                                                 ;
; BOARD[33]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[33]                                   ; N/A                                                                                                                                                 ;
; BOARD[34]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[34]                                   ; N/A                                                                                                                                                 ;
; BOARD[34]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[34]                                   ; N/A                                                                                                                                                 ;
; BOARD[35]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[35]                                   ; N/A                                                                                                                                                 ;
; BOARD[35]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[35]                                   ; N/A                                                                                                                                                 ;
; BOARD[36]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[36]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[36]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[36]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[37]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[37]                                   ; N/A                                                                                                                                                 ;
; BOARD[37]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[37]                                   ; N/A                                                                                                                                                 ;
; BOARD[38]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[38]                                   ; N/A                                                                                                                                                 ;
; BOARD[38]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[38]                                   ; N/A                                                                                                                                                 ;
; BOARD[39]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[39]                                   ; N/A                                                                                                                                                 ;
; BOARD[39]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[39]                                   ; N/A                                                                                                                                                 ;
; BOARD[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[3]~_wirecell                          ; N/A                                                                                                                                                 ;
; BOARD[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[3]~_wirecell                          ; N/A                                                                                                                                                 ;
; BOARD[40]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[40]                                   ; N/A                                                                                                                                                 ;
; BOARD[40]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[40]                                   ; N/A                                                                                                                                                 ;
; BOARD[41]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[41]                                   ; N/A                                                                                                                                                 ;
; BOARD[41]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[41]                                   ; N/A                                                                                                                                                 ;
; BOARD[42]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[42]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[42]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[42]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[43]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[43]                                   ; N/A                                                                                                                                                 ;
; BOARD[43]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[43]                                   ; N/A                                                                                                                                                 ;
; BOARD[44]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[44]                                   ; N/A                                                                                                                                                 ;
; BOARD[44]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[44]                                   ; N/A                                                                                                                                                 ;
; BOARD[45]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[45]                                   ; N/A                                                                                                                                                 ;
; BOARD[45]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[45]                                   ; N/A                                                                                                                                                 ;
; BOARD[46]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[46]                                   ; N/A                                                                                                                                                 ;
; BOARD[46]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[46]                                   ; N/A                                                                                                                                                 ;
; BOARD[47]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[47]                                   ; N/A                                                                                                                                                 ;
; BOARD[47]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[47]                                   ; N/A                                                                                                                                                 ;
; BOARD[48]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[48]                                   ; N/A                                                                                                                                                 ;
; BOARD[48]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[48]                                   ; N/A                                                                                                                                                 ;
; BOARD[49]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[49]                                   ; N/A                                                                                                                                                 ;
; BOARD[49]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[49]                                   ; N/A                                                                                                                                                 ;
; BOARD[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[4]                                    ; N/A                                                                                                                                                 ;
; BOARD[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[4]                                    ; N/A                                                                                                                                                 ;
; BOARD[50]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[50]                                   ; N/A                                                                                                                                                 ;
; BOARD[50]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[50]                                   ; N/A                                                                                                                                                 ;
; BOARD[51]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[51]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[51]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[51]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[52]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[52]                                   ; N/A                                                                                                                                                 ;
; BOARD[52]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[52]                                   ; N/A                                                                                                                                                 ;
; BOARD[53]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[53]                                   ; N/A                                                                                                                                                 ;
; BOARD[53]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[53]                                   ; N/A                                                                                                                                                 ;
; BOARD[54]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[54]                                   ; N/A                                                                                                                                                 ;
; BOARD[54]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[54]                                   ; N/A                                                                                                                                                 ;
; BOARD[55]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[55]                                   ; N/A                                                                                                                                                 ;
; BOARD[55]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[55]                                   ; N/A                                                                                                                                                 ;
; BOARD[56]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[56]                                   ; N/A                                                                                                                                                 ;
; BOARD[56]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[56]                                   ; N/A                                                                                                                                                 ;
; BOARD[57]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[57]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[57]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[57]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[58]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[58]                                   ; N/A                                                                                                                                                 ;
; BOARD[58]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[58]                                   ; N/A                                                                                                                                                 ;
; BOARD[59]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[59]                                   ; N/A                                                                                                                                                 ;
; BOARD[59]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[59]                                   ; N/A                                                                                                                                                 ;
; BOARD[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[5]                                    ; N/A                                                                                                                                                 ;
; BOARD[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[5]                                    ; N/A                                                                                                                                                 ;
; BOARD[60]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[60]                                   ; N/A                                                                                                                                                 ;
; BOARD[60]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[60]                                   ; N/A                                                                                                                                                 ;
; BOARD[61]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[61]                                   ; N/A                                                                                                                                                 ;
; BOARD[61]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[61]                                   ; N/A                                                                                                                                                 ;
; BOARD[62]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[62]                                   ; N/A                                                                                                                                                 ;
; BOARD[62]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[62]                                   ; N/A                                                                                                                                                 ;
; BOARD[63]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[63]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[63]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[63]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[64]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[64]                                   ; N/A                                                                                                                                                 ;
; BOARD[64]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[64]                                   ; N/A                                                                                                                                                 ;
; BOARD[65]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[65]                                   ; N/A                                                                                                                                                 ;
; BOARD[65]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[65]                                   ; N/A                                                                                                                                                 ;
; BOARD[66]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[66]                                   ; N/A                                                                                                                                                 ;
; BOARD[66]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[66]                                   ; N/A                                                                                                                                                 ;
; BOARD[67]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[67]                                   ; N/A                                                                                                                                                 ;
; BOARD[67]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[67]                                   ; N/A                                                                                                                                                 ;
; BOARD[68]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[68]                                   ; N/A                                                                                                                                                 ;
; BOARD[68]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[68]                                   ; N/A                                                                                                                                                 ;
; BOARD[69]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[69]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[69]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[69]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[6]                                    ; N/A                                                                                                                                                 ;
; BOARD[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[6]                                    ; N/A                                                                                                                                                 ;
; BOARD[70]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[70]                                   ; N/A                                                                                                                                                 ;
; BOARD[70]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[70]                                   ; N/A                                                                                                                                                 ;
; BOARD[71]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[71]                                   ; N/A                                                                                                                                                 ;
; BOARD[71]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[71]                                   ; N/A                                                                                                                                                 ;
; BOARD[72]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[72]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[72]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[72]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[73]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[73]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[73]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[73]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[74]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[74]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[74]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[74]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[75]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[75]                                   ; N/A                                                                                                                                                 ;
; BOARD[75]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[75]                                   ; N/A                                                                                                                                                 ;
; BOARD[76]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[76]                                   ; N/A                                                                                                                                                 ;
; BOARD[76]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[76]                                   ; N/A                                                                                                                                                 ;
; BOARD[77]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[77]                                   ; N/A                                                                                                                                                 ;
; BOARD[77]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[77]                                   ; N/A                                                                                                                                                 ;
; BOARD[78]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[78]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[78]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[78]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[79]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[79]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[79]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[79]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[7]                                    ; N/A                                                                                                                                                 ;
; BOARD[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[7]                                    ; N/A                                                                                                                                                 ;
; BOARD[80]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[80]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[80]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[80]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[81]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[81]                                   ; N/A                                                                                                                                                 ;
; BOARD[81]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[81]                                   ; N/A                                                                                                                                                 ;
; BOARD[82]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[82]                                   ; N/A                                                                                                                                                 ;
; BOARD[82]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[82]                                   ; N/A                                                                                                                                                 ;
; BOARD[83]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[83]                                   ; N/A                                                                                                                                                 ;
; BOARD[83]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[83]                                   ; N/A                                                                                                                                                 ;
; BOARD[84]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[84]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[84]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[84]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[85]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[85]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[85]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[85]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[86]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[86]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[86]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[86]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[87]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[87]                                   ; N/A                                                                                                                                                 ;
; BOARD[87]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[87]                                   ; N/A                                                                                                                                                 ;
; BOARD[88]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[88]                                   ; N/A                                                                                                                                                 ;
; BOARD[88]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[88]                                   ; N/A                                                                                                                                                 ;
; BOARD[89]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[89]                                   ; N/A                                                                                                                                                 ;
; BOARD[89]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[89]                                   ; N/A                                                                                                                                                 ;
; BOARD[8]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[8]                                    ; N/A                                                                                                                                                 ;
; BOARD[8]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[8]                                    ; N/A                                                                                                                                                 ;
; BOARD[90]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[90]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[90]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[90]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[91]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[91]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[91]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[91]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[92]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[92]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[92]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[92]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[93]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[93]                                   ; N/A                                                                                                                                                 ;
; BOARD[93]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[93]                                   ; N/A                                                                                                                                                 ;
; BOARD[94]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[94]                                   ; N/A                                                                                                                                                 ;
; BOARD[94]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[94]                                   ; N/A                                                                                                                                                 ;
; BOARD[95]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[95]                                   ; N/A                                                                                                                                                 ;
; BOARD[95]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[95]                                   ; N/A                                                                                                                                                 ;
; BOARD[96]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[96]                                   ; N/A                                                                                                                                                 ;
; BOARD[96]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[96]                                   ; N/A                                                                                                                                                 ;
; BOARD[97]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[97]                                   ; N/A                                                                                                                                                 ;
; BOARD[97]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[97]                                   ; N/A                                                                                                                                                 ;
; BOARD[98]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[98]                                   ; N/A                                                                                                                                                 ;
; BOARD[98]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[98]                                   ; N/A                                                                                                                                                 ;
; BOARD[99]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[99]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[99]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[99]~_wirecell                         ; N/A                                                                                                                                                 ;
; BOARD[9]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[9]~_wirecell                          ; N/A                                                                                                                                                 ;
; BOARD[9]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[9]~_wirecell                          ; N/A                                                                                                                                                 ;
; CLOCK_50                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                    ; N/A                                                                                                                                                 ;
; Curr_Player_Turn                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Curr_Player_Turn~_wirecell                  ; N/A                                                                                                                                                 ;
; Curr_Player_Turn                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Curr_Player_Turn~_wirecell                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[0]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[0]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[100]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[100]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[100]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[100]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[101]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[101]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[101]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[101]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[102]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[102]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[102]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[102]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[103]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[103]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[103]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[103]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[104]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[104]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[104]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[104]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[105]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[105]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[105]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[105]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[106]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[106]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[106]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[106]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[107]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[107]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[107]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[107]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[108]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[108]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[108]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[108]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[109]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[109]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[109]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[109]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[10]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[10]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[110]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[110]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[110]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[110]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[111]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[111]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[111]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[111]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[112]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[112]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[112]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[112]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[113]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[113]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[113]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[113]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[114]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[114]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[114]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[114]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[115]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[115]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[115]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[115]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[116]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[116]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[116]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[116]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[117]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[117]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[117]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[117]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[118]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[118]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[118]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[118]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[119]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[119]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[119]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[119]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[11]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[11]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[120]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[120]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[120]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[120]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[121]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[121]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[121]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[121]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[122]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[122]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[122]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[122]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[123]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[123]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[123]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[123]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[124]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[124]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[124]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[124]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[125]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[125]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[125]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[125]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[126]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[126]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[126]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[126]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[127]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[127]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[127]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[127]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[128]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[128]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[128]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[128]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[129]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[129]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[129]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[129]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[12]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[12]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[130]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[130]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[130]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[130]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[131]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[131]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[131]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[131]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[132]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[132]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[132]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[132]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[133]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[133]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[133]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[133]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[134]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[134]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[134]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[134]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[135]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[135]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[135]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[135]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[136]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[136]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[136]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[136]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[137]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[137]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[137]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[137]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[138]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[138]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[138]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[138]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[139]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[139]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[139]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[139]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[13]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[13]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[140]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[140]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[140]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[140]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[141]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[141]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[141]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[141]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[142]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[142]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[142]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[142]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[143]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[143]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[143]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[143]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[144]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[144]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[144]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[144]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[145]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[145]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[145]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[145]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[146]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[146]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[146]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[146]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[147]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[147]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[147]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[147]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[148]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[148]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[148]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[148]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[149]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[149]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[149]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[149]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[14]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[14]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[150]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[150]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[150]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[150]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[151]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[151]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[151]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[151]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[152]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[152]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[152]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[152]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[153]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[153]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[153]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[153]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[154]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[154]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[154]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[154]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[155]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[155]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[155]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[155]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[156]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[156]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[156]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[156]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[157]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[157]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[157]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[157]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[158]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[158]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[158]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[158]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[159]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[159]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[159]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[159]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[15]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[15]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[160]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[160]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[160]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[160]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[161]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[161]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[161]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[161]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[162]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[162]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[162]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[162]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[163]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[163]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[163]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[163]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[164]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[164]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[164]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[164]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[165]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[165]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[165]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[165]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[166]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[166]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[166]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[166]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[167]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[167]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[167]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[167]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[168]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[168]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[168]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[168]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[169]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[169]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[169]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[169]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[16]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[16]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[170]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[170]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[170]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[170]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[171]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[171]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[171]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[171]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[172]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[172]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[172]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[172]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[173]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[173]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[173]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[173]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[174]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[174]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[174]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[174]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[175]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[175]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[175]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[175]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[176]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[176]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[176]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[176]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[177]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[177]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[177]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[177]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[178]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[178]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[178]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[178]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[179]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[179]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[179]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[179]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[17]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[17]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[180]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[180]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[180]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[180]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[181]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[181]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[181]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[181]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[182]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[182]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[182]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[182]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[183]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[183]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[183]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[183]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[184]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[184]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[184]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[184]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[185]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[185]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[185]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[185]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[186]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[186]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[186]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[186]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[187]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[187]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[187]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[187]~_wirecell                        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[188]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[188]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[188]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[188]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[189]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[189]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[189]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[189]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[18]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[18]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[190]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[190]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[190]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[190]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[191]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[191]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[191]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[191]                                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[19]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[19]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[1]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[1]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[20]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[20]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[21]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[21]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[22]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[22]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[23]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[23]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[24]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[24]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[25]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[25]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[26]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[26]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[27]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[27]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[28]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[28]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[29]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[29]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[2]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[2]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[30]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[30]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[31]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[31]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[32]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[32]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[32]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[32]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[33]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[33]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[33]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[33]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[34]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[34]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[34]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[34]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[35]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[35]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[35]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[35]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[36]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[36]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[36]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[36]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[37]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[37]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[37]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[37]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[38]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[38]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[38]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[38]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[39]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[39]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[39]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[39]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[3]~_wirecell                          ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[3]~_wirecell                          ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[40]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[40]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[40]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[40]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[41]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[41]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[41]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[41]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[42]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[42]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[42]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[42]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[43]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[43]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[43]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[43]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[44]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[44]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[44]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[44]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[45]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[45]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[45]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[45]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[46]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[46]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[46]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[46]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[47]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[47]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[47]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[47]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[48]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[48]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[48]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[48]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[49]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[49]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[49]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[49]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[4]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[4]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[50]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[50]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[50]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[50]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[51]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[51]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[51]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[51]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[52]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[52]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[52]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[52]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[53]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[53]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[53]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[53]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[54]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[54]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[54]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[54]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[55]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[55]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[55]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[55]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[56]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[56]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[56]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[56]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[57]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[57]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[57]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[57]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[58]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[58]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[58]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[58]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[59]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[59]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[59]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[59]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[5]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[5]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[60]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[60]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[60]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[60]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[61]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[61]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[61]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[61]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[62]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[62]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[62]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[62]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[63]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[63]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[63]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[63]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[64]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[64]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[64]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[64]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[65]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[65]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[65]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[65]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[66]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[66]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[66]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[66]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[67]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[67]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[67]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[67]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[68]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[68]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[68]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[68]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[69]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[69]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[69]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[69]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[6]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[6]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[70]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[70]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[70]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[70]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[71]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[71]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[71]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[71]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[72]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[72]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[72]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[72]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[73]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[73]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[73]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[73]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[74]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[74]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[74]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[74]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[75]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[75]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[75]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[75]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[76]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[76]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[76]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[76]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[77]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[77]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[77]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[77]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[78]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[78]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[78]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[78]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[79]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[79]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[79]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[79]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[7]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[7]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[80]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[80]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[80]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[80]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[81]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[81]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[81]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[81]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[82]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[82]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[82]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[82]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[83]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[83]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[83]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[83]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[84]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[84]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[84]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[84]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[85]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[85]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[85]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[85]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[86]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[86]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[86]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[86]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[87]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[87]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[87]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[87]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[88]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[88]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[88]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[88]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[89]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[89]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[89]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[89]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[8]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[8]                                    ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[90]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[90]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[90]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[90]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[91]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[91]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[91]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[91]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[92]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[92]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[92]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[92]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[93]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[93]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[93]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[93]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[94]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[94]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[94]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[94]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[95]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[95]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[95]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[95]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[96]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[96]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[96]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[96]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[97]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[97]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[97]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[97]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[98]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[98]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[98]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[98]                                   ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[99]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[99]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[99]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[99]~_wirecell                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[9]~_wirecell                          ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|BOARD[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD[9]~_wirecell                          ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|Curr_Player_Turn               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Curr_Player_Turn~_wirecell                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|Curr_Player_Turn               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Curr_Player_Turn~_wirecell                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|getStatus:Select_Get|status[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|getStatus:Select_Get|Mux0~64 ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|getStatus:Select_Get|status[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|getStatus:Select_Get|Mux0~64 ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|getStatus:Select_Get|status[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|getStatus:Select_Get|Mux1~0  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|getStatus:Select_Get|status[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|getStatus:Select_Get|Mux1~0  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|getStatus:Select_Get|status[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|getStatus:Select_Get|Mux2~0  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|getStatus:Select_Get|status[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|getStatus:Select_Get|Mux2~0  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|getStatus:Target_Get|status[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|getStatus:Target_Get|Mux0~64 ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|getStatus:Target_Get|status[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|getStatus:Target_Get|Mux0~64 ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|getStatus:Target_Get|status[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|getStatus:Target_Get|Mux1~0  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|getStatus:Target_Get|status[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|getStatus:Target_Get|Mux1~0  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|getStatus:Target_Get|status[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|getStatus:Target_Get|Mux2~0  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|getStatus:Target_Get|status[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|getStatus:Target_Get|Mux2~0  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|removal_Index[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|removal_Index[0]             ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|removal_Index[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|removal_Index[0]             ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|removal_Index[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|removal_Index[1]             ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|removal_Index[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|removal_Index[1]             ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|removal_Index[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|removal_Index[2]             ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|removal_Index[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|removal_Index[2]             ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|removal_Index[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|removal_Index[3]             ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|removal_Index[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|removal_Index[3]             ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|removal_Index[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|removal_Index[4]             ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|removal_Index[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|removal_Index[4]             ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|removal_Index[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|removal_Index[5]             ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|removal_Index[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|removal_Index[5]             ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_Player_turn            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_Player_turn~2        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_Player_turn            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_Player_turn~2        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[0]~2           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[0]~2           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[100]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[100]~6         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[100]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[100]~6         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[101]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[101]~10        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[101]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[101]~10        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[102]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[102]~14        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[102]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[102]~14        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[103]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[103]~18        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[103]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[103]~18        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[104]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[104]~22        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[104]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[104]~22        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[105]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[105]~26        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[105]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[105]~26        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[106]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[106]~30        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[106]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[106]~30        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[107]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[107]~34        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[107]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[107]~34        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[108]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[108]~38        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[108]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[108]~38        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[109]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[109]~42        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[109]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[109]~42        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[10]~46         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[10]~46         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[110]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[110]~50        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[110]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[110]~50        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[111]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[111]~54        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[111]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[111]~54        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[112]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[112]~58        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[112]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[112]~58        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[113]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[113]~62        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[113]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[113]~62        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[114]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[114]~66        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[114]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[114]~66        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[115]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[115]~70        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[115]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[115]~70        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[116]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[116]~74        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[116]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[116]~74        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[117]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[117]~78        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[117]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[117]~78        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[118]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[118]~82        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[118]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[118]~82        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[119]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[119]~86        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[119]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[119]~86        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[11]~90         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[11]~90         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[120]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[120]~94        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[120]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[120]~94        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[121]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[121]~98        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[121]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[121]~98        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[122]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[122]~102       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[122]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[122]~102       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[123]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[123]~106       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[123]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[123]~106       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[124]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[124]~110       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[124]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[124]~110       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[125]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[125]~114       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[125]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[125]~114       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[126]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[126]~118       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[126]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[126]~118       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[127]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[127]~122       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[127]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[127]~122       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[128]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[128]~126       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[128]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[128]~126       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[129]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[129]~130       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[129]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[129]~130       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[12]~134        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[12]~134        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[130]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[130]~138       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[130]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[130]~138       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[131]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[131]~142       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[131]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[131]~142       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[132]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[132]~146       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[132]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[132]~146       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[133]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[133]~150       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[133]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[133]~150       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[134]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[134]~154       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[134]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[134]~154       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[135]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[135]~158       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[135]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[135]~158       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[136]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[136]~162       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[136]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[136]~162       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[137]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[137]~166       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[137]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[137]~166       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[138]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[138]~170       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[138]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[138]~170       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[139]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[139]~174       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[139]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[139]~174       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[13]~178        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[13]~178        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[140]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[140]~182       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[140]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[140]~182       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[141]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[141]~186       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[141]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[141]~186       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[142]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[142]~190       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[142]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[142]~190       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[143]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[143]~194       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[143]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[143]~194       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[144]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[144]~198       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[144]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[144]~198       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[145]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[145]~202       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[145]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[145]~202       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[146]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[146]~206       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[146]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[146]~206       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[147]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[147]~210       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[147]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[147]~210       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[148]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[148]~214       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[148]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[148]~214       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[149]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[149]~218       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[149]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[149]~218       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[14]~222        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[14]~222        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[150]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[150]~226       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[150]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[150]~226       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[151]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[151]~230       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[151]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[151]~230       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[152]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[152]~234       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[152]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[152]~234       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[153]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[153]~238       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[153]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[153]~238       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[154]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[154]~242       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[154]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[154]~242       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[155]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[155]~246       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[155]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[155]~246       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[156]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[156]~250       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[156]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[156]~250       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[157]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[157]~254       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[157]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[157]~254       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[158]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[158]~258       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[158]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[158]~258       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[159]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[159]~262       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[159]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[159]~262       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[15]~266        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[15]~266        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[160]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[160]~270       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[160]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[160]~270       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[161]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[161]~274       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[161]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[161]~274       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[162]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[162]~278       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[162]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[162]~278       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[163]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[163]~282       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[163]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[163]~282       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[164]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[164]~286       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[164]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[164]~286       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[165]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[165]~290       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[165]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[165]~290       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[166]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[166]~294       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[166]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[166]~294       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[167]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[167]~298       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[167]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[167]~298       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[168]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[168]~302       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[168]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[168]~302       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[169]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[169]~306       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[169]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[169]~306       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[16]~310        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[16]~310        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[170]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[170]~314       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[170]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[170]~314       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[171]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[171]~318       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[171]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[171]~318       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[172]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[172]~322       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[172]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[172]~322       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[173]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[173]~326       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[173]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[173]~326       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[174]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[174]~330       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[174]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[174]~330       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[175]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[175]~334       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[175]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[175]~334       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[176]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[176]~338       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[176]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[176]~338       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[177]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[177]~342       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[177]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[177]~342       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[178]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[178]~346       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[178]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[178]~346       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[179]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[179]~350       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[179]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[179]~350       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[17]~354        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[17]~354        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[180]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[180]~358       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[180]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[180]~358       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[181]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[181]~362       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[181]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[181]~362       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[182]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[182]~366       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[182]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[182]~366       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[183]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[183]~370       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[183]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[183]~370       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[184]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[184]~374       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[184]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[184]~374       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[185]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[185]~378       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[185]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[185]~378       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[186]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[186]~382       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[186]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[186]~382       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[187]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[187]~386       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[187]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[187]~386       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[188]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[188]~390       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[188]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[188]~390       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[189]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[189]~394       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[189]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[189]~394       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[18]~398        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[18]~398        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[190]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[190]~402       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[190]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[190]~402       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[191]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[191]~406       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[191]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[191]~406       ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[19]~410        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[19]~410        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[1]~414         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[1]~414         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[20]~418        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[20]~418        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[21]~422        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[21]~422        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[22]~426        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[22]~426        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[23]~430        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[23]~430        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[24]~434        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[24]~434        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[25]~438        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[25]~438        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[26]~442        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[26]~442        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[27]~446        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[27]~446        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[28]~450        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[28]~450        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[29]~454        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[29]~454        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[2]~458         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[2]~458         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[30]~462        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[30]~462        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[31]~466        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[31]~466        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[32]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[32]~470        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[32]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[32]~470        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[33]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[33]~474        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[33]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[33]~474        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[34]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[34]~478        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[34]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[34]~478        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[35]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[35]~482        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[35]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[35]~482        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[36]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[36]~486        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[36]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[36]~486        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[37]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[37]~490        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[37]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[37]~490        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[38]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[38]~494        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[38]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[38]~494        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[39]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[39]~498        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[39]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[39]~498        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[3]~502         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[3]~502         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[40]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[40]~506        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[40]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[40]~506        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[41]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[41]~510        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[41]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[41]~510        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[42]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[42]~514        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[42]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[42]~514        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[43]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[43]~518        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[43]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[43]~518        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[44]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[44]~522        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[44]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[44]~522        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[45]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[45]~526        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[45]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[45]~526        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[46]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[46]~530        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[46]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[46]~530        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[47]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[47]~534        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[47]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[47]~534        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[48]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[48]~538        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[48]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[48]~538        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[49]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[49]~542        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[49]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[49]~542        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[4]~546         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[4]~546         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[50]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[50]~550        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[50]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[50]~550        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[51]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[51]~554        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[51]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[51]~554        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[52]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[52]~558        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[52]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[52]~558        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[53]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[53]~562        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[53]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[53]~562        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[54]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[54]~566        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[54]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[54]~566        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[55]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[55]~570        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[55]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[55]~570        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[56]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[56]~574        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[56]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[56]~574        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[57]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[57]~578        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[57]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[57]~578        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[58]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[58]~582        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[58]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[58]~582        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[59]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[59]~586        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[59]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[59]~586        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[5]~590         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[5]~590         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[60]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[60]~594        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[60]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[60]~594        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[61]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[61]~598        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[61]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[61]~598        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[62]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[62]~602        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[62]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[62]~602        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[63]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[63]~606        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[63]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[63]~606        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[64]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[64]~610        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[64]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[64]~610        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[65]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[65]~614        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[65]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[65]~614        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[66]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[66]~618        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[66]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[66]~618        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[67]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[67]~622        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[67]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[67]~622        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[68]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[68]~626        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[68]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[68]~626        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[69]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[69]~630        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[69]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[69]~630        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[6]~634         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[6]~634         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[70]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[70]~638        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[70]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[70]~638        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[71]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[71]~642        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[71]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[71]~642        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[72]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[72]~646        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[72]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[72]~646        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[73]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[73]~650        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[73]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[73]~650        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[74]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[74]~654        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[74]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[74]~654        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[75]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[75]~658        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[75]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[75]~658        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[76]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[76]~662        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[76]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[76]~662        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[77]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[77]~666        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[77]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[77]~666        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[78]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[78]~670        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[78]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[78]~670        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[79]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[79]~674        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[79]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[79]~674        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[7]~678         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[7]~678         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[80]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[80]~682        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[80]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[80]~682        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[81]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[81]~686        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[81]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[81]~686        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[82]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[82]~690        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[82]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[82]~690        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[83]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[83]~694        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[83]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[83]~694        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[84]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[84]~698        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[84]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[84]~698        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[85]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[85]~702        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[85]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[85]~702        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[86]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[86]~706        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[86]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[86]~706        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[87]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[87]~710        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[87]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[87]~710        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[88]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[88]~714        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[88]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[88]~714        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[89]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[89]~718        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[89]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[89]~718        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[8]~722         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[8]~722         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[90]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[90]~726        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[90]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[90]~726        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[91]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[91]~730        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[91]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[91]~730        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[92]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[92]~734        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[92]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[92]~734        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[93]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[93]~738        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[93]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[93]~738        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[94]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[94]~742        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[94]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[94]~742        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[95]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[95]~746        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[95]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[95]~746        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[96]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[96]~750        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[96]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[96]~750        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[97]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[97]~754        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[97]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[97]~754        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[98]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[98]~758        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[98]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[98]~758        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[99]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[99]~762        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[99]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[99]~762        ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[9]~766         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|updated_board[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|updated_board[9]~766         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Selected                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; PIECE_MOVER:p1|x_Selected                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; PIECE_MOVER:p1|x_Selected[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[0]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Selected[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[0]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Selected[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[1]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Selected[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[1]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Selected[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[2]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Selected[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[2]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Selected[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[3]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Selected[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[3]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Selected[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Selected[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Target                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; PIECE_MOVER:p1|x_Target                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; PIECE_MOVER:p1|x_Target[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[0]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Target[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[0]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Target[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[1]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Target[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[1]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Target[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[2]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Target[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[2]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Target[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[3]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Target[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[3]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Target[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_Target[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_middle[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|x_middle[0]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_middle[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|x_middle[0]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_middle[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|x_middle[1]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_middle[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|x_middle[1]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_middle[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|x_middle[2]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_middle[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|x_middle[2]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_middle[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|x_middle[3]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_middle[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|x_middle[3]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_middle[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_middle[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_middle[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|x_middle[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Selected                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; PIECE_MOVER:p1|y_Selected                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; PIECE_MOVER:p1|y_Selected[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[0]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Selected[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[0]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Selected[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[1]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Selected[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[1]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Selected[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[2]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Selected[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[2]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Selected[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[3]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Selected[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[3]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Selected[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Selected[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Target                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; PIECE_MOVER:p1|y_Target                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; PIECE_MOVER:p1|y_Target[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[0]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Target[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[0]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Target[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[1]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Target[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[1]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Target[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[2]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Target[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[2]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Target[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[3]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Target[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[3]                           ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Target[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_Target[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_middle[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|y_middle[0]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_middle[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|y_middle[0]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_middle[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|y_middle[1]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_middle[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|y_middle[1]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_middle[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|y_middle[2]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_middle[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|y_middle[2]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_middle[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|y_middle[3]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_middle[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|y_middle[3]                  ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_middle[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_middle[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_middle[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; PIECE_MOVER:p1|y_middle[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; S.DRAW_BOARD                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.DRAW_BOARD                                ; N/A                                                                                                                                                 ;
; S.DRAW_BOARD                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.DRAW_BOARD                                ; N/A                                                                                                                                                 ;
; S.DRAW_DONE                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.DRAW_DONE                                 ; N/A                                                                                                                                                 ;
; S.DRAW_DONE                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.DRAW_DONE                                 ; N/A                                                                                                                                                 ;
; S.RUN_PIECE_MOVER                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.RUN_PIECE_MOVER                           ; N/A                                                                                                                                                 ;
; S.RUN_PIECE_MOVER                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.RUN_PIECE_MOVER                           ; N/A                                                                                                                                                 ;
; S.RUN_SELECTOR                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.RUN_SELECTOR                              ; N/A                                                                                                                                                 ;
; S.RUN_SELECTOR                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.RUN_SELECTOR                              ; N/A                                                                                                                                                 ;
; S.StartState                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.StartState~_wirecell                      ; N/A                                                                                                                                                 ;
; S.StartState                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.StartState~_wirecell                      ; N/A                                                                                                                                                 ;
; S.UPDATE_BOARD                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.UPDATE_BOARD                              ; N/A                                                                                                                                                 ;
; S.UPDATE_BOARD                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.UPDATE_BOARD                              ; N/A                                                                                                                                                 ;
; S.WAIT_DRAW                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.WAIT_DRAW                                 ; N/A                                                                                                                                                 ;
; S.WAIT_DRAW                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.WAIT_DRAW                                 ; N/A                                                                                                                                                 ;
; S.WAIT_MOVE                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.WAIT_MOVE                                 ; N/A                                                                                                                                                 ;
; S.WAIT_MOVE                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.WAIT_MOVE                                 ; N/A                                                                                                                                                 ;
; S.WAIT_SELECTOR                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.WAIT_SELECTOR                             ; N/A                                                                                                                                                 ;
; S.WAIT_SELECTOR                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S.WAIT_SELECTOR                             ; N/A                                                                                                                                                 ;
; pieceMover:p1|done                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|done                         ; N/A                                                                                                                                                 ;
; pieceMover:p1|done                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIECE_MOVER:p1|done                         ; N/A                                                                                                                                                 ;
; s_rst                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_rst                                       ; N/A                                                                                                                                                 ;
; s_rst                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_rst                                       ; N/A                                                                                                                                                 ;
; selector:s1|done                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|done                            ; N/A                                                                                                                                                 ;
; selector:s1|done                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|done                            ; N/A                                                                                                                                                 ;
; selector:s1|num[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                       ; N/A                                                                                                                                                 ;
; selector:s1|num[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                       ; N/A                                                                                                                                                 ;
; selector:s1|num[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                       ; N/A                                                                                                                                                 ;
; selector:s1|num[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                       ; N/A                                                                                                                                                 ;
; selector:s1|num[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                       ; N/A                                                                                                                                                 ;
; selector:s1|num[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                       ; N/A                                                                                                                                                 ;
; selector:s1|num[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                       ; N/A                                                                                                                                                 ;
; selector:s1|num[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                       ; N/A                                                                                                                                                 ;
; selector:s1|submit                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[3]~_wirecell                            ; N/A                                                                                                                                                 ;
; selector:s1|submit                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[3]~_wirecell                            ; N/A                                                                                                                                                 ;
; selector:s1|x1[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[0]                           ; N/A                                                                                                                                                 ;
; selector:s1|x1[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[0]                           ; N/A                                                                                                                                                 ;
; selector:s1|x1[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[1]                           ; N/A                                                                                                                                                 ;
; selector:s1|x1[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[1]                           ; N/A                                                                                                                                                 ;
; selector:s1|x1[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[2]                           ; N/A                                                                                                                                                 ;
; selector:s1|x1[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[2]                           ; N/A                                                                                                                                                 ;
; selector:s1|x1[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[3]                           ; N/A                                                                                                                                                 ;
; selector:s1|x1[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x1[3]                           ; N/A                                                                                                                                                 ;
; selector:s1|x2[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[0]                           ; N/A                                                                                                                                                 ;
; selector:s1|x2[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[0]                           ; N/A                                                                                                                                                 ;
; selector:s1|x2[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[1]                           ; N/A                                                                                                                                                 ;
; selector:s1|x2[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[1]                           ; N/A                                                                                                                                                 ;
; selector:s1|x2[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[2]                           ; N/A                                                                                                                                                 ;
; selector:s1|x2[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[2]                           ; N/A                                                                                                                                                 ;
; selector:s1|x2[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[3]                           ; N/A                                                                                                                                                 ;
; selector:s1|x2[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|x2[3]                           ; N/A                                                                                                                                                 ;
; selector:s1|y1[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[0]                           ; N/A                                                                                                                                                 ;
; selector:s1|y1[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[0]                           ; N/A                                                                                                                                                 ;
; selector:s1|y1[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[1]                           ; N/A                                                                                                                                                 ;
; selector:s1|y1[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[1]                           ; N/A                                                                                                                                                 ;
; selector:s1|y1[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[2]                           ; N/A                                                                                                                                                 ;
; selector:s1|y1[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[2]                           ; N/A                                                                                                                                                 ;
; selector:s1|y1[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[3]                           ; N/A                                                                                                                                                 ;
; selector:s1|y1[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y1[3]                           ; N/A                                                                                                                                                 ;
; selector:s1|y2[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[0]                           ; N/A                                                                                                                                                 ;
; selector:s1|y2[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[0]                           ; N/A                                                                                                                                                 ;
; selector:s1|y2[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[1]                           ; N/A                                                                                                                                                 ;
; selector:s1|y2[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[1]                           ; N/A                                                                                                                                                 ;
; selector:s1|y2[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[2]                           ; N/A                                                                                                                                                 ;
; selector:s1|y2[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[2]                           ; N/A                                                                                                                                                 ;
; selector:s1|y2[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[3]                           ; N/A                                                                                                                                                 ;
; selector:s1|y2[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selector:s1|y2[3]                           ; N/A                                                                                                                                                 ;
; start_move                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_move                                  ; N/A                                                                                                                                                 ;
; start_move                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_move                                  ; N/A                                                                                                                                                 ;
; wait_Counter[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[0]                             ; N/A                                                                                                                                                 ;
; wait_Counter[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[0]                             ; N/A                                                                                                                                                 ;
; wait_Counter[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[10]                            ; N/A                                                                                                                                                 ;
; wait_Counter[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[10]                            ; N/A                                                                                                                                                 ;
; wait_Counter[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[11]                            ; N/A                                                                                                                                                 ;
; wait_Counter[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[11]                            ; N/A                                                                                                                                                 ;
; wait_Counter[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[12]                            ; N/A                                                                                                                                                 ;
; wait_Counter[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[12]                            ; N/A                                                                                                                                                 ;
; wait_Counter[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[13]                            ; N/A                                                                                                                                                 ;
; wait_Counter[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[13]                            ; N/A                                                                                                                                                 ;
; wait_Counter[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[14]                            ; N/A                                                                                                                                                 ;
; wait_Counter[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[14]                            ; N/A                                                                                                                                                 ;
; wait_Counter[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[15]                            ; N/A                                                                                                                                                 ;
; wait_Counter[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[15]                            ; N/A                                                                                                                                                 ;
; wait_Counter[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[16]                            ; N/A                                                                                                                                                 ;
; wait_Counter[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[16]                            ; N/A                                                                                                                                                 ;
; wait_Counter[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[17]                            ; N/A                                                                                                                                                 ;
; wait_Counter[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[17]                            ; N/A                                                                                                                                                 ;
; wait_Counter[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[18]                            ; N/A                                                                                                                                                 ;
; wait_Counter[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[18]                            ; N/A                                                                                                                                                 ;
; wait_Counter[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[19]                            ; N/A                                                                                                                                                 ;
; wait_Counter[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[19]                            ; N/A                                                                                                                                                 ;
; wait_Counter[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[1]                             ; N/A                                                                                                                                                 ;
; wait_Counter[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[1]                             ; N/A                                                                                                                                                 ;
; wait_Counter[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[20]                            ; N/A                                                                                                                                                 ;
; wait_Counter[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[20]                            ; N/A                                                                                                                                                 ;
; wait_Counter[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[2]                             ; N/A                                                                                                                                                 ;
; wait_Counter[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[2]                             ; N/A                                                                                                                                                 ;
; wait_Counter[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[3]                             ; N/A                                                                                                                                                 ;
; wait_Counter[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[3]                             ; N/A                                                                                                                                                 ;
; wait_Counter[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[4]                             ; N/A                                                                                                                                                 ;
; wait_Counter[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[4]                             ; N/A                                                                                                                                                 ;
; wait_Counter[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[5]                             ; N/A                                                                                                                                                 ;
; wait_Counter[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[5]                             ; N/A                                                                                                                                                 ;
; wait_Counter[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[6]                             ; N/A                                                                                                                                                 ;
; wait_Counter[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[6]                             ; N/A                                                                                                                                                 ;
; wait_Counter[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[7]                             ; N/A                                                                                                                                                 ;
; wait_Counter[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[7]                             ; N/A                                                                                                                                                 ;
; wait_Counter[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[8]                             ; N/A                                                                                                                                                 ;
; wait_Counter[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[8]                             ; N/A                                                                                                                                                 ;
; wait_Counter[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[9]                             ; N/A                                                                                                                                                 ;
; wait_Counter[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wait_Counter[9]                             ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Dec 13 08:30:19 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FINAL_PROJECT -c FINAL_PROJECT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 20 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file piece_mover.v
    Info (12023): Found entity 1: PIECE_MOVER File: D:/Final Project/Piece_Mover.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file selector.v
    Info (12023): Found entity 1: selector File: D:/Final Project/Selector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file setstatus.v
    Info (12023): Found entity 1: setStatus File: D:/Final Project/setStatus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.v
    Info (12023): Found entity 1: vga_driver File: D:/Final Project/vga_driver.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file vga_frame.v
    Info (12023): Found entity 1: vga_frame File: D:/Final Project/vga_frame.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_frame_driver.v
    Info (12023): Found entity 1: vga_frame_driver File: D:/Final Project/vga_frame_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file board_drawer.v
    Info (12023): Found entity 1: BOARD_DRAWER File: D:/Final Project/BOARD_DRAWER.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file legal_move_checker.v
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment_negative.v
    Info (12023): Found entity 1: seven_segment_negative File: D:/Final Project/seven_segment_negative.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment.v
    Info (12023): Found entity 1: seven_segment File: D:/Final Project/seven_segment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file three_decimal_vals_w_neg.v
    Info (12023): Found entity 1: three_decimal_vals_w_neg File: D:/Final Project/three_decimal_vals_w_neg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_project.v
    Info (12023): Found entity 1: FINAL_PROJECT File: D:/Final Project/FINAL_PROJECT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file getstatus.v
    Info (12023): Found entity 1: getStatus File: D:/Final Project/getStatus.v Line: 1
Info (12127): Elaborating entity "FINAL_PROJECT" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at FINAL_PROJECT.v(109): truncated value with size 15 to match size of target (10) File: D:/Final Project/FINAL_PROJECT.v Line: 109
Warning (10230): Verilog HDL assignment warning at FINAL_PROJECT.v(295): truncated value with size 32 to match size of target (21) File: D:/Final Project/FINAL_PROJECT.v Line: 295
Info (12128): Elaborating entity "vga_frame_driver" for hierarchy "vga_frame_driver:my_frame_driver" File: D:/Final Project/FINAL_PROJECT.v Line: 76
Info (10264): Verilog HDL Case Statement information at vga_frame_driver.v(157): all case item expressions in this case statement are onehot File: D:/Final Project/vga_frame_driver.v Line: 157
Info (10264): Verilog HDL Case Statement information at vga_frame_driver.v(214): all case item expressions in this case statement are onehot File: D:/Final Project/vga_frame_driver.v Line: 214
Info (12128): Elaborating entity "vga_frame" for hierarchy "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0" File: D:/Final Project/vga_frame_driver.v Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component" File: D:/Final Project/vga_frame.v Line: 86
Info (12130): Elaborated megafunction instantiation "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component" File: D:/Final Project/vga_frame.v Line: 86
Info (12133): Instantiated megafunction "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component" with the following parameter: File: D:/Final Project/vga_frame.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "image.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1go1.tdf
    Info (12023): Found entity 1: altsyncram_1go1 File: D:/Final Project/db/altsyncram_1go1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_1go1" for hierarchy "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (32768) in the design file differs from memory depth (14400) in the Memory Initialization File "D:/Final Project/image.mif" -- setting initial value for remaining addresses to 0 File: D:/Final Project/vga_frame.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: D:/Final Project/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_8la:decode3" File: D:/Final Project/db/altsyncram_1go1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: D:/Final Project/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_11a:rden_decode" File: D:/Final Project/db/altsyncram_1go1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf
    Info (12023): Found entity 1: mux_6hb File: D:/Final Project/db/mux_6hb.tdf Line: 23
Info (12128): Elaborating entity "mux_6hb" for hierarchy "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|mux_6hb:mux2" File: D:/Final Project/db/altsyncram_1go1.tdf Line: 46
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_frame_driver:my_frame_driver|vga_driver:the_vga" File: D:/Final Project/vga_frame_driver.v Line: 139
Info (12128): Elaborating entity "BOARD_DRAWER" for hierarchy "BOARD_DRAWER:b1" File: D:/Final Project/FINAL_PROJECT.v Line: 119
Warning (10230): Verilog HDL assignment warning at BOARD_DRAWER.v(105): truncated value with size 32 to match size of target (11) File: D:/Final Project/BOARD_DRAWER.v Line: 105
Info (12128): Elaborating entity "getStatus" for hierarchy "BOARD_DRAWER:b1|getStatus:g1" File: D:/Final Project/BOARD_DRAWER.v Line: 75
Info (12128): Elaborating entity "three_decimal_vals_w_neg" for hierarchy "three_decimal_vals_w_neg:display" File: D:/Final Project/FINAL_PROJECT.v Line: 151
Info (12128): Elaborating entity "seven_segment" for hierarchy "three_decimal_vals_w_neg:display|seven_segment:dig2" File: D:/Final Project/three_decimal_vals_w_neg.v Line: 22
Info (12128): Elaborating entity "seven_segment_negative" for hierarchy "three_decimal_vals_w_neg:display|seven_segment_negative:neg" File: D:/Final Project/three_decimal_vals_w_neg.v Line: 25
Info (12128): Elaborating entity "PIECE_MOVER" for hierarchy "PIECE_MOVER:p1" File: D:/Final Project/FINAL_PROJECT.v Line: 178
Warning (10036): Verilog HDL or VHDL warning at Piece_Mover.v(35): object "isLeft" assigned a value but never read File: D:/Final Project/Piece_Mover.v Line: 35
Warning (10230): Verilog HDL assignment warning at Piece_Mover.v(200): truncated value with size 32 to match size of target (6) File: D:/Final Project/Piece_Mover.v Line: 200
Warning (10230): Verilog HDL assignment warning at Piece_Mover.v(201): truncated value with size 32 to match size of target (6) File: D:/Final Project/Piece_Mover.v Line: 201
Warning (10230): Verilog HDL assignment warning at Piece_Mover.v(276): truncated value with size 32 to match size of target (6) File: D:/Final Project/Piece_Mover.v Line: 276
Info (10264): Verilog HDL Case Statement information at Piece_Mover.v(198): all case item expressions in this case statement are onehot File: D:/Final Project/Piece_Mover.v Line: 198
Info (12128): Elaborating entity "selector" for hierarchy "selector:s1" File: D:/Final Project/FINAL_PROJECT.v Line: 209
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7f84.tdf
    Info (12023): Found entity 1: altsyncram_7f84 File: D:/Final Project/db/altsyncram_7f84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: D:/Final Project/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: D:/Final Project/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8ci.tdf
    Info (12023): Found entity 1: cntr_8ci File: D:/Final Project/db/cntr_8ci.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf
    Info (12023): Found entity 1: cmpr_pac File: D:/Final Project/db/cmpr_pac.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: D:/Final Project/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: D:/Final Project/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: D:/Final Project/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: D:/Final Project/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: D:/Final Project/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.12.13.08:30:35 Progress: Loading sldeb7a92d2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Final Project/db/ip/sldeb7a92d2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BOARD_DRAWER:b1|Mod0" File: D:/Final Project/BOARD_DRAWER.v Line: 105
Info (12130): Elaborated megafunction instantiation "BOARD_DRAWER:b1|lpm_divide:Mod0" File: D:/Final Project/BOARD_DRAWER.v Line: 105
Info (12133): Instantiated megafunction "BOARD_DRAWER:b1|lpm_divide:Mod0" with the following parameter: File: D:/Final Project/BOARD_DRAWER.v Line: 105
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p3m.tdf
    Info (12023): Found entity 1: lpm_divide_p3m File: D:/Final Project/db/lpm_divide_p3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: D:/Final Project/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: D:/Final Project/db/alt_u_div_uve.tdf Line: 23
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "PIECE_MOVER:p1|updated_Player_turn" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_Player_turn~_emulated" and latch "PIECE_MOVER:p1|updated_Player_turn~1" File: D:/Final Project/Piece_Mover.v Line: 12
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[0]~1" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[100]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[100]~_emulated" and latch "PIECE_MOVER:p1|updated_board[100]~5" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[101]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[101]~_emulated" and latch "PIECE_MOVER:p1|updated_board[101]~9" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[102]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[102]~_emulated" and latch "PIECE_MOVER:p1|updated_board[102]~13" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[103]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[103]~_emulated" and latch "PIECE_MOVER:p1|updated_board[103]~17" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[104]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[104]~_emulated" and latch "PIECE_MOVER:p1|updated_board[104]~21" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[105]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[105]~_emulated" and latch "PIECE_MOVER:p1|updated_board[105]~25" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[106]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[106]~_emulated" and latch "PIECE_MOVER:p1|updated_board[106]~29" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[107]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[107]~_emulated" and latch "PIECE_MOVER:p1|updated_board[107]~33" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[108]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[108]~_emulated" and latch "PIECE_MOVER:p1|updated_board[108]~37" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[109]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[109]~_emulated" and latch "PIECE_MOVER:p1|updated_board[109]~41" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[10]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[10]~_emulated" and latch "PIECE_MOVER:p1|updated_board[10]~45" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[110]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[110]~_emulated" and latch "PIECE_MOVER:p1|updated_board[110]~49" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[111]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[111]~_emulated" and latch "PIECE_MOVER:p1|updated_board[111]~53" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[112]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[112]~_emulated" and latch "PIECE_MOVER:p1|updated_board[112]~57" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[113]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[113]~_emulated" and latch "PIECE_MOVER:p1|updated_board[113]~61" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[114]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[114]~_emulated" and latch "PIECE_MOVER:p1|updated_board[114]~65" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[115]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[115]~_emulated" and latch "PIECE_MOVER:p1|updated_board[115]~69" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[116]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[116]~_emulated" and latch "PIECE_MOVER:p1|updated_board[116]~73" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[117]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[117]~_emulated" and latch "PIECE_MOVER:p1|updated_board[117]~77" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[118]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[118]~_emulated" and latch "PIECE_MOVER:p1|updated_board[118]~81" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[119]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[119]~_emulated" and latch "PIECE_MOVER:p1|updated_board[119]~85" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[11]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[11]~_emulated" and latch "PIECE_MOVER:p1|updated_board[11]~89" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[120]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[120]~_emulated" and latch "PIECE_MOVER:p1|updated_board[120]~93" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[121]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[121]~_emulated" and latch "PIECE_MOVER:p1|updated_board[121]~97" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[122]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[122]~_emulated" and latch "PIECE_MOVER:p1|updated_board[122]~101" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[123]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[123]~_emulated" and latch "PIECE_MOVER:p1|updated_board[123]~105" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[124]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[124]~_emulated" and latch "PIECE_MOVER:p1|updated_board[124]~109" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[125]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[125]~_emulated" and latch "PIECE_MOVER:p1|updated_board[125]~113" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[126]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[126]~_emulated" and latch "PIECE_MOVER:p1|updated_board[126]~117" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[127]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[127]~_emulated" and latch "PIECE_MOVER:p1|updated_board[127]~121" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[128]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[128]~_emulated" and latch "PIECE_MOVER:p1|updated_board[128]~125" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[129]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[129]~_emulated" and latch "PIECE_MOVER:p1|updated_board[129]~129" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[12]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[12]~_emulated" and latch "PIECE_MOVER:p1|updated_board[12]~133" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[130]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[130]~_emulated" and latch "PIECE_MOVER:p1|updated_board[130]~137" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[131]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[131]~_emulated" and latch "PIECE_MOVER:p1|updated_board[131]~141" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[132]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[132]~_emulated" and latch "PIECE_MOVER:p1|updated_board[132]~145" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[133]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[133]~_emulated" and latch "PIECE_MOVER:p1|updated_board[133]~149" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[134]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[134]~_emulated" and latch "PIECE_MOVER:p1|updated_board[134]~153" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[135]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[135]~_emulated" and latch "PIECE_MOVER:p1|updated_board[135]~157" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[136]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[136]~_emulated" and latch "PIECE_MOVER:p1|updated_board[136]~161" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[137]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[137]~_emulated" and latch "PIECE_MOVER:p1|updated_board[137]~165" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[138]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[138]~_emulated" and latch "PIECE_MOVER:p1|updated_board[138]~169" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[139]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[139]~_emulated" and latch "PIECE_MOVER:p1|updated_board[139]~173" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[13]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[13]~_emulated" and latch "PIECE_MOVER:p1|updated_board[13]~177" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[140]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[140]~_emulated" and latch "PIECE_MOVER:p1|updated_board[140]~181" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[141]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[141]~_emulated" and latch "PIECE_MOVER:p1|updated_board[141]~185" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[142]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[142]~_emulated" and latch "PIECE_MOVER:p1|updated_board[142]~189" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[143]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[143]~_emulated" and latch "PIECE_MOVER:p1|updated_board[143]~193" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[144]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[144]~_emulated" and latch "PIECE_MOVER:p1|updated_board[144]~197" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[145]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[145]~_emulated" and latch "PIECE_MOVER:p1|updated_board[145]~201" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[146]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[146]~_emulated" and latch "PIECE_MOVER:p1|updated_board[146]~205" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[147]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[147]~_emulated" and latch "PIECE_MOVER:p1|updated_board[147]~209" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[148]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[148]~_emulated" and latch "PIECE_MOVER:p1|updated_board[148]~213" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[149]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[149]~_emulated" and latch "PIECE_MOVER:p1|updated_board[149]~217" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[14]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[14]~_emulated" and latch "PIECE_MOVER:p1|updated_board[14]~221" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[150]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[150]~_emulated" and latch "PIECE_MOVER:p1|updated_board[150]~225" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[151]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[151]~_emulated" and latch "PIECE_MOVER:p1|updated_board[151]~229" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[152]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[152]~_emulated" and latch "PIECE_MOVER:p1|updated_board[152]~233" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[153]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[153]~_emulated" and latch "PIECE_MOVER:p1|updated_board[153]~237" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[154]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[154]~_emulated" and latch "PIECE_MOVER:p1|updated_board[154]~241" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[155]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[155]~_emulated" and latch "PIECE_MOVER:p1|updated_board[155]~245" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[156]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[156]~_emulated" and latch "PIECE_MOVER:p1|updated_board[156]~249" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[157]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[157]~_emulated" and latch "PIECE_MOVER:p1|updated_board[157]~253" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[158]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[158]~_emulated" and latch "PIECE_MOVER:p1|updated_board[158]~257" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[159]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[159]~_emulated" and latch "PIECE_MOVER:p1|updated_board[159]~261" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[15]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[15]~_emulated" and latch "PIECE_MOVER:p1|updated_board[15]~265" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[160]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[160]~_emulated" and latch "PIECE_MOVER:p1|updated_board[160]~269" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[161]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[161]~_emulated" and latch "PIECE_MOVER:p1|updated_board[161]~273" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[162]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[162]~_emulated" and latch "PIECE_MOVER:p1|updated_board[162]~277" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[163]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[163]~_emulated" and latch "PIECE_MOVER:p1|updated_board[163]~281" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[164]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[164]~_emulated" and latch "PIECE_MOVER:p1|updated_board[164]~285" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[165]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[165]~_emulated" and latch "PIECE_MOVER:p1|updated_board[165]~289" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[166]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[166]~_emulated" and latch "PIECE_MOVER:p1|updated_board[166]~293" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[167]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[167]~_emulated" and latch "PIECE_MOVER:p1|updated_board[167]~297" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[168]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[168]~_emulated" and latch "PIECE_MOVER:p1|updated_board[168]~301" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[169]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[169]~_emulated" and latch "PIECE_MOVER:p1|updated_board[169]~305" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[16]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[16]~_emulated" and latch "PIECE_MOVER:p1|updated_board[16]~309" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[170]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[170]~_emulated" and latch "PIECE_MOVER:p1|updated_board[170]~313" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[171]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[171]~_emulated" and latch "PIECE_MOVER:p1|updated_board[171]~317" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[172]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[172]~_emulated" and latch "PIECE_MOVER:p1|updated_board[172]~321" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[173]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[173]~_emulated" and latch "PIECE_MOVER:p1|updated_board[173]~325" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[174]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[174]~_emulated" and latch "PIECE_MOVER:p1|updated_board[174]~329" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[175]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[175]~_emulated" and latch "PIECE_MOVER:p1|updated_board[175]~333" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[176]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[176]~_emulated" and latch "PIECE_MOVER:p1|updated_board[176]~337" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[177]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[177]~_emulated" and latch "PIECE_MOVER:p1|updated_board[177]~341" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[178]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[178]~_emulated" and latch "PIECE_MOVER:p1|updated_board[178]~345" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[179]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[179]~_emulated" and latch "PIECE_MOVER:p1|updated_board[179]~349" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[17]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[17]~_emulated" and latch "PIECE_MOVER:p1|updated_board[17]~353" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[180]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[180]~_emulated" and latch "PIECE_MOVER:p1|updated_board[180]~357" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[181]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[181]~_emulated" and latch "PIECE_MOVER:p1|updated_board[181]~361" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[182]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[182]~_emulated" and latch "PIECE_MOVER:p1|updated_board[182]~365" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[183]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[183]~_emulated" and latch "PIECE_MOVER:p1|updated_board[183]~369" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[184]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[184]~_emulated" and latch "PIECE_MOVER:p1|updated_board[184]~373" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[185]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[185]~_emulated" and latch "PIECE_MOVER:p1|updated_board[185]~377" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[186]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[186]~_emulated" and latch "PIECE_MOVER:p1|updated_board[186]~381" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[187]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[187]~_emulated" and latch "PIECE_MOVER:p1|updated_board[187]~385" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[188]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[188]~_emulated" and latch "PIECE_MOVER:p1|updated_board[188]~389" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[189]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[189]~_emulated" and latch "PIECE_MOVER:p1|updated_board[189]~393" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[18]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[18]~_emulated" and latch "PIECE_MOVER:p1|updated_board[18]~397" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[190]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[190]~_emulated" and latch "PIECE_MOVER:p1|updated_board[190]~401" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[191]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[191]~_emulated" and latch "PIECE_MOVER:p1|updated_board[191]~405" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[19]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[19]~_emulated" and latch "PIECE_MOVER:p1|updated_board[19]~409" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[1]~413" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[20]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[20]~_emulated" and latch "PIECE_MOVER:p1|updated_board[20]~417" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[21]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[21]~_emulated" and latch "PIECE_MOVER:p1|updated_board[21]~421" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[22]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[22]~_emulated" and latch "PIECE_MOVER:p1|updated_board[22]~425" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[23]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[23]~_emulated" and latch "PIECE_MOVER:p1|updated_board[23]~429" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[24]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[24]~_emulated" and latch "PIECE_MOVER:p1|updated_board[24]~433" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[25]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[25]~_emulated" and latch "PIECE_MOVER:p1|updated_board[25]~437" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[26]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[26]~_emulated" and latch "PIECE_MOVER:p1|updated_board[26]~441" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[27]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[27]~_emulated" and latch "PIECE_MOVER:p1|updated_board[27]~445" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[28]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[28]~_emulated" and latch "PIECE_MOVER:p1|updated_board[28]~449" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[29]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[29]~_emulated" and latch "PIECE_MOVER:p1|updated_board[29]~453" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[2]~457" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[30]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[30]~_emulated" and latch "PIECE_MOVER:p1|updated_board[30]~461" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[31]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[31]~_emulated" and latch "PIECE_MOVER:p1|updated_board[31]~465" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[32]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[32]~_emulated" and latch "PIECE_MOVER:p1|updated_board[32]~469" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[33]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[33]~_emulated" and latch "PIECE_MOVER:p1|updated_board[33]~473" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[34]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[34]~_emulated" and latch "PIECE_MOVER:p1|updated_board[34]~477" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[35]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[35]~_emulated" and latch "PIECE_MOVER:p1|updated_board[35]~481" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[36]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[36]~_emulated" and latch "PIECE_MOVER:p1|updated_board[36]~485" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[37]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[37]~_emulated" and latch "PIECE_MOVER:p1|updated_board[37]~489" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[38]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[38]~_emulated" and latch "PIECE_MOVER:p1|updated_board[38]~493" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[39]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[39]~_emulated" and latch "PIECE_MOVER:p1|updated_board[39]~497" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[3]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[3]~_emulated" and latch "PIECE_MOVER:p1|updated_board[3]~501" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[40]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[40]~_emulated" and latch "PIECE_MOVER:p1|updated_board[40]~505" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[41]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[41]~_emulated" and latch "PIECE_MOVER:p1|updated_board[41]~509" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[42]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[42]~_emulated" and latch "PIECE_MOVER:p1|updated_board[42]~513" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[43]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[43]~_emulated" and latch "PIECE_MOVER:p1|updated_board[43]~517" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[44]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[44]~_emulated" and latch "PIECE_MOVER:p1|updated_board[44]~521" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[45]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[45]~_emulated" and latch "PIECE_MOVER:p1|updated_board[45]~525" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[46]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[46]~_emulated" and latch "PIECE_MOVER:p1|updated_board[46]~529" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[47]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[47]~_emulated" and latch "PIECE_MOVER:p1|updated_board[47]~533" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[48]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[48]~_emulated" and latch "PIECE_MOVER:p1|updated_board[48]~537" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[49]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[49]~_emulated" and latch "PIECE_MOVER:p1|updated_board[49]~541" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[4]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[4]~_emulated" and latch "PIECE_MOVER:p1|updated_board[4]~545" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[50]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[50]~_emulated" and latch "PIECE_MOVER:p1|updated_board[50]~549" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[51]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[51]~_emulated" and latch "PIECE_MOVER:p1|updated_board[51]~553" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[52]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[52]~_emulated" and latch "PIECE_MOVER:p1|updated_board[52]~557" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[53]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[53]~_emulated" and latch "PIECE_MOVER:p1|updated_board[53]~561" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[54]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[54]~_emulated" and latch "PIECE_MOVER:p1|updated_board[54]~565" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[55]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[55]~_emulated" and latch "PIECE_MOVER:p1|updated_board[55]~569" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[56]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[56]~_emulated" and latch "PIECE_MOVER:p1|updated_board[56]~573" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[57]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[57]~_emulated" and latch "PIECE_MOVER:p1|updated_board[57]~577" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[58]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[58]~_emulated" and latch "PIECE_MOVER:p1|updated_board[58]~581" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[59]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[59]~_emulated" and latch "PIECE_MOVER:p1|updated_board[59]~585" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[5]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[5]~_emulated" and latch "PIECE_MOVER:p1|updated_board[5]~589" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[60]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[60]~_emulated" and latch "PIECE_MOVER:p1|updated_board[60]~593" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[61]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[61]~_emulated" and latch "PIECE_MOVER:p1|updated_board[61]~597" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[62]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[62]~_emulated" and latch "PIECE_MOVER:p1|updated_board[62]~601" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[63]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[63]~_emulated" and latch "PIECE_MOVER:p1|updated_board[63]~605" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[64]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[64]~_emulated" and latch "PIECE_MOVER:p1|updated_board[64]~609" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[65]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[65]~_emulated" and latch "PIECE_MOVER:p1|updated_board[65]~613" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[66]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[66]~_emulated" and latch "PIECE_MOVER:p1|updated_board[66]~617" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[67]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[67]~_emulated" and latch "PIECE_MOVER:p1|updated_board[67]~621" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[68]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[68]~_emulated" and latch "PIECE_MOVER:p1|updated_board[68]~625" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[69]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[69]~_emulated" and latch "PIECE_MOVER:p1|updated_board[69]~629" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[6]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[6]~_emulated" and latch "PIECE_MOVER:p1|updated_board[6]~633" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[70]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[70]~_emulated" and latch "PIECE_MOVER:p1|updated_board[70]~637" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[71]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[71]~_emulated" and latch "PIECE_MOVER:p1|updated_board[71]~641" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[72]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[72]~_emulated" and latch "PIECE_MOVER:p1|updated_board[72]~645" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[73]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[73]~_emulated" and latch "PIECE_MOVER:p1|updated_board[73]~649" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[74]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[74]~_emulated" and latch "PIECE_MOVER:p1|updated_board[74]~653" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[75]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[75]~_emulated" and latch "PIECE_MOVER:p1|updated_board[75]~657" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[76]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[76]~_emulated" and latch "PIECE_MOVER:p1|updated_board[76]~661" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[77]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[77]~_emulated" and latch "PIECE_MOVER:p1|updated_board[77]~665" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[78]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[78]~_emulated" and latch "PIECE_MOVER:p1|updated_board[78]~669" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[79]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[79]~_emulated" and latch "PIECE_MOVER:p1|updated_board[79]~673" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[7]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[7]~_emulated" and latch "PIECE_MOVER:p1|updated_board[7]~677" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[80]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[80]~_emulated" and latch "PIECE_MOVER:p1|updated_board[80]~681" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[81]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[81]~_emulated" and latch "PIECE_MOVER:p1|updated_board[81]~685" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[82]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[82]~_emulated" and latch "PIECE_MOVER:p1|updated_board[82]~689" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[83]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[83]~_emulated" and latch "PIECE_MOVER:p1|updated_board[83]~693" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[84]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[84]~_emulated" and latch "PIECE_MOVER:p1|updated_board[84]~697" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[85]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[85]~_emulated" and latch "PIECE_MOVER:p1|updated_board[85]~701" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[86]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[86]~_emulated" and latch "PIECE_MOVER:p1|updated_board[86]~705" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[87]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[87]~_emulated" and latch "PIECE_MOVER:p1|updated_board[87]~709" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[88]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[88]~_emulated" and latch "PIECE_MOVER:p1|updated_board[88]~713" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[89]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[89]~_emulated" and latch "PIECE_MOVER:p1|updated_board[89]~717" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[8]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[8]~_emulated" and latch "PIECE_MOVER:p1|updated_board[8]~721" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[90]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[90]~_emulated" and latch "PIECE_MOVER:p1|updated_board[90]~725" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[91]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[91]~_emulated" and latch "PIECE_MOVER:p1|updated_board[91]~729" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[92]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[92]~_emulated" and latch "PIECE_MOVER:p1|updated_board[92]~733" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[93]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[93]~_emulated" and latch "PIECE_MOVER:p1|updated_board[93]~737" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[94]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[94]~_emulated" and latch "PIECE_MOVER:p1|updated_board[94]~741" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[95]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[95]~_emulated" and latch "PIECE_MOVER:p1|updated_board[95]~745" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[96]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[96]~_emulated" and latch "PIECE_MOVER:p1|updated_board[96]~749" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[97]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[97]~_emulated" and latch "PIECE_MOVER:p1|updated_board[97]~753" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[98]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[98]~_emulated" and latch "PIECE_MOVER:p1|updated_board[98]~757" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[99]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[99]~_emulated" and latch "PIECE_MOVER:p1|updated_board[99]~761" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|updated_board[9]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|updated_board[9]~_emulated" and latch "PIECE_MOVER:p1|updated_board[9]~765" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[0][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[0][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[0]~1" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[33][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[33][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[100]~5" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[33][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[33][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[101]~9" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[34][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[34][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[102]~13" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[34][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[34][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[103]~17" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[34][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[34][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[104]~21" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[35][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[35][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[105]~25" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[35][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[35][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[106]~29" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[35][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[35][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[107]~33" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[36][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[36][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[108]~37" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[36][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[36][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[109]~41" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[3][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[3][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[10]~45" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[36][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[36][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[110]~49" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[37][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[37][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[111]~53" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[37][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[37][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[112]~57" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[37][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[37][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[113]~61" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[38][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[38][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[114]~65" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[38][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[38][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[115]~69" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[38][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[38][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[116]~73" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[39][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[39][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[117]~77" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[39][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[39][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[118]~81" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[39][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[39][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[119]~85" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[3][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[3][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[11]~89" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[40][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[40][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[120]~93" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[40][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[40][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[121]~97" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[40][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[40][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[122]~101" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[41][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[41][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[123]~105" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[41][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[41][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[124]~109" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[41][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[41][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[125]~113" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[42][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[42][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[126]~117" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[42][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[42][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[127]~121" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[42][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[42][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[128]~125" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[43][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[43][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[129]~129" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[4][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[4][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[12]~133" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[43][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[43][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[130]~137" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[43][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[43][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[131]~141" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[44][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[44][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[132]~145" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[44][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[44][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[133]~149" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[44][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[44][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[134]~153" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[45][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[45][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[135]~157" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[45][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[45][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[136]~161" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[45][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[45][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[137]~165" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[46][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[46][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[138]~169" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[46][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[46][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[139]~173" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[4][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[4][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[13]~177" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[46][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[46][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[140]~181" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[47][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[47][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[141]~185" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[47][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[47][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[142]~189" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[47][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[47][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[143]~193" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[48][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[48][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[144]~197" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[48][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[48][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[145]~201" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[48][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[48][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[146]~205" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[49][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[49][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[147]~209" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[49][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[49][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[148]~213" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[49][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[49][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[149]~217" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[4][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[4][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[14]~221" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[50][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[50][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[150]~225" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[50][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[50][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[151]~229" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[50][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[50][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[152]~233" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[51][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[51][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[153]~237" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[51][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[51][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[154]~241" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[51][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[51][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[155]~245" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[52][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[52][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[156]~249" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[52][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[52][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[157]~253" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[52][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[52][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[158]~257" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[53][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[53][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[159]~261" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[5][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[5][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[15]~265" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[53][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[53][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[160]~269" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[53][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[53][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[161]~273" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[54][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[54][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[162]~277" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[54][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[54][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[163]~281" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[54][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[54][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[164]~285" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[55][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[55][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[165]~289" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[55][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[55][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[166]~293" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[55][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[55][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[167]~297" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[56][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[56][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[168]~301" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[56][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[56][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[169]~305" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[5][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[5][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[16]~309" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[56][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[56][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[170]~313" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[57][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[57][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[171]~317" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[57][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[57][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[172]~321" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[57][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[57][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[173]~325" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[58][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[58][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[174]~329" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[58][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[58][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[175]~333" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[58][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[58][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[176]~337" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[59][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[59][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[177]~341" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[59][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[59][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[178]~345" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[59][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[59][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[179]~349" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[5][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[5][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[17]~353" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[60][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[60][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[180]~357" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[60][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[60][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[181]~361" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[60][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[60][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[182]~365" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[61][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[61][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[183]~369" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[61][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[61][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[184]~373" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[61][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[61][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[185]~377" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[62][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[62][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[186]~381" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[62][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[62][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[187]~385" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[62][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[62][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[188]~389" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[63][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[63][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[189]~393" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[6][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[6][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[18]~397" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[63][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[63][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[190]~401" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[63][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[63][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[191]~405" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[6][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[6][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[19]~409" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[0][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[0][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[1]~413" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[6][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[6][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[20]~417" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[7][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[7][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[21]~421" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[7][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[7][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[22]~425" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[7][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[7][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[23]~429" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[8][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[8][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[24]~433" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[8][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[8][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[25]~437" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[8][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[8][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[26]~441" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[9][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[9][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[27]~445" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[9][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[9][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[28]~449" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[9][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[9][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[29]~453" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[0][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[0][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[2]~457" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[10][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[10][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[30]~461" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[10][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[10][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[31]~465" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[10][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[10][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[32]~469" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[11][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[11][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[33]~473" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[11][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[11][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[34]~477" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[11][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[11][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[35]~481" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[12][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[12][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[36]~485" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[12][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[12][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[37]~489" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[12][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[12][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[38]~493" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[13][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[13][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[39]~497" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[1][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[1][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[3]~501" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[13][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[13][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[40]~505" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[13][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[13][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[41]~509" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[14][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[14][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[42]~513" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[14][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[14][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[43]~517" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[14][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[14][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[44]~521" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[15][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[15][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[45]~525" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[15][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[15][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[46]~529" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[15][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[15][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[47]~533" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[16][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[16][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[48]~537" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[16][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[16][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[49]~541" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[1][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[1][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[4]~545" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[16][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[16][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[50]~549" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[17][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[17][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[51]~553" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[17][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[17][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[52]~557" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[17][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[17][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[53]~561" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[18][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[18][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[54]~565" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[18][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[18][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[55]~569" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[18][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[18][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[56]~573" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[19][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[19][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[57]~577" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[19][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[19][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[58]~581" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[19][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[19][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[59]~585" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[1][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[1][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[5]~589" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[20][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[20][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[60]~593" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[20][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[20][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[61]~597" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[20][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[20][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[62]~601" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[21][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[21][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[63]~605" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[21][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[21][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[64]~609" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[21][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[21][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[65]~613" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[22][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[22][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[66]~617" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[22][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[22][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[67]~621" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[22][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[22][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[68]~625" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[23][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[23][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[69]~629" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[2][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[2][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[6]~633" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[23][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[23][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[70]~637" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[23][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[23][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[71]~641" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[24][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[24][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[72]~645" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[24][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[24][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[73]~649" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[24][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[24][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[74]~653" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[25][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[25][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[75]~657" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[25][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[25][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[76]~661" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[25][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[25][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[77]~665" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[26][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[26][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[78]~669" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[26][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[26][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[79]~673" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[2][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[2][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[7]~677" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[26][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[26][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[80]~681" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[27][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[27][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[81]~685" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[27][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[27][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[82]~689" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[27][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[27][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[83]~693" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[28][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[28][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[84]~697" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[28][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[28][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[85]~701" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[28][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[28][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[86]~705" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[29][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[29][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[87]~709" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[29][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[29][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[88]~713" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[29][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[29][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[89]~717" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[2][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[2][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[8]~721" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[30][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[30][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[90]~725" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[30][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[30][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[91]~729" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[30][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[30][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[92]~733" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[31][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[31][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[93]~737" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[31][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[31][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[94]~741" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[31][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[31][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[95]~745" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[32][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[32][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[96]~749" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[32][1]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[32][1]~_emulated" and latch "PIECE_MOVER:p1|updated_board[97]~753" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[32][2]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[32][2]~_emulated" and latch "PIECE_MOVER:p1|updated_board[98]~757" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[33][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[33][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[99]~761" File: D:/Final Project/Piece_Mover.v Line: 198
    Warning (13310): Register "PIECE_MOVER:p1|board_mem[3][0]" is converted into an equivalent circuit using register "PIECE_MOVER:p1|board_mem[3][0]~_emulated" and latch "PIECE_MOVER:p1|updated_board[9]~765" File: D:/Final Project/Piece_Mover.v Line: 198
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 5
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 5
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 5
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 6
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 6
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 6
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 6
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 6
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 6
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 6
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 7
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 7
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 7
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 7
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 7
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 7
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 7
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 23
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Final Project/output_files/FINAL_PROJECT.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 1389 of its 1397 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 8 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/Final Project/FINAL_PROJECT.v Line: 10
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Final Project/FINAL_PROJECT.v Line: 14
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Final Project/FINAL_PROJECT.v Line: 14
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Final Project/FINAL_PROJECT.v Line: 14
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Final Project/FINAL_PROJECT.v Line: 14
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Final Project/FINAL_PROJECT.v Line: 14
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/Final Project/FINAL_PROJECT.v Line: 14
Info (21057): Implemented 12760 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 11703 logic cells
    Info (21064): Implemented 970 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 431 warnings
    Info: Peak virtual memory: 5117 megabytes
    Info: Processing ended: Fri Dec 13 08:30:49 2024
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Final Project/output_files/FINAL_PROJECT.map.smsg.


