// Seed: 1029244744
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri0  id_2,
    output wire  id_3,
    input  uwire id_4
);
  assign id_2 = 1;
endmodule
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    output wand id_4,
    input uwire id_5,
    output supply0 id_6,
    output uwire id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input supply1 id_12,
    input tri id_13,
    output supply0 id_14,
    inout tri0 id_15
);
  assign module_1[1'b0] = 1;
  module_0(
      id_15, id_10, id_14, id_3, id_5
  );
  wire id_17;
  xor (id_1, id_5, id_13, id_9, id_0, id_15, id_10, id_8, id_12);
  assign id_15 = (id_8 ? 1 : 0);
endmodule
