INFO: [VRFC 10-2263] Analyzing Verilog file "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/imports/12-hour_clock/clock_12_hour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_12_hour
INFO: [VRFC 10-311] analyzing module count2
INFO: [VRFC 10-311] analyzing module bcd12
INFO: [VRFC 10-311] analyzing module bcd60
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sim_1/imports/12-hour_clock/clock_12_hour_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_12_hour_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
