INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/immediate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/riscv_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/riscv_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_cpu_tb
