// Seed: 1636699955
module module_0 (
    output supply1 id_0,
    input tri id_1
);
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    input wor id_3,
    input wor id_4,
    output tri1 id_5,
    output supply1 id_6,
    output wor id_7,
    output wor id_8,
    input tri id_9,
    output supply1 id_10,
    input wor id_11,
    input uwire id_12,
    input supply1 id_13,
    input wor id_14
);
  module_0(
      id_8, id_11
  );
  assign id_7 = id_4 ? id_3 : id_12;
  wire id_16;
endmodule
