Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/artmad/VLSI/VerilogLab/4x1Mux_tsd/Mux_tsd4x1/tb_mux4to1_isim_beh.exe" -prj "/home/artmad/VLSI/VerilogLab/4x1Mux_tsd/Mux_tsd4x1/tb_mux4to1_beh.prj" "work.tb_mux4to1" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/artmad/VLSI/VerilogLab/4x1Mux_tsd/Mux_tsd4x1/../rtl/4x1mux-rtl.v" into library work
Analyzing Verilog file "/home/artmad/VLSI/VerilogLab/4x1Mux_tsd/Mux_tsd4x1/../tb/4x1mux-tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82704 KB
Fuse CPU Usage: 6560 ms
Compiling module decoder
Compiling module tristate_buffer
Compiling module mux4to1
Compiling module tb_mux4to1
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/artmad/VLSI/VerilogLab/4x1Mux_tsd/Mux_tsd4x1/tb_mux4to1_isim_beh.exe
Fuse Memory Usage: 380744 KB
Fuse CPU Usage: 6600 ms
GCC CPU Usage: 1070 ms
