# RAM-ROM-on-Verilog
i have designed RAM 8*8 bit + 2*2 bit RAM for FPGA implementation + 16*4 bit ROM 
