module module_0 (
    output [id_1 : id_1] id_2,
    output [id_2 : 1 'h0] id_3,
    input logic [id_2 : id_1] id_4,
    input logic [id_1 : id_2] id_5,
    input logic id_6
);
  assign id_6 = id_3;
  id_7 id_8 (
      .id_4(id_5 & id_2),
      .id_1(id_3)
  );
  id_9 id_10 (
      .id_5(id_2),
      .id_4(~id_6)
  );
endmodule
