OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_13.21.59/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_13.21.59/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_13.21.59/tmp/routing/17-fill.def
[INFO ODB-0128] Design: PrimitiveCalculator
[INFO ODB-0130]     Created 17 pins.
[INFO ODB-0131]     Created 4483 components and 20312 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 16994 connections.
[INFO ODB-0133]     Created 1006 nets and 3318 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_13.21.59/tmp/routing/17-fill.def
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   PrimitiveCalculator
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     4483
Number of terminals:      17
Number of snets:          2
Number of nets:           1006

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 158.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 43407.
[INFO DRT-0033] mcon shape region query size = 53846.
[INFO DRT-0033] met1 shape region query size = 10443.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 206.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 205.
[INFO DRT-0033] via3 shape region query size = 396.
[INFO DRT-0033] met4 shape region query size = 110.
[INFO DRT-0033] via4 shape region query size = 5.
[INFO DRT-0033] met5 shape region query size = 11.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0078]   Complete 562 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 152 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1001 groups.
#scanned instances     = 4483
#unique  instances     = 158
#stdCellGenAp          = 4143
#stdCellValidPlanarAp  = 14
#stdCellValidViaAp     = 3275
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3318
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:01, memory = 111.98 (MB), peak = 111.98 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     6796

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2717.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2081.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1009.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 3726 vertical wires in 1 frboxes and 2088 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 477 vertical wires in 1 frboxes and 753 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 131.12 (MB), peak = 147.62 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 131.12 (MB), peak = 147.62 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 230.39 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 233.23 (MB).
    Completing 30% with 152 violations.
    elapsed time = 00:00:08, memory = 268.79 (MB).
    Completing 40% with 152 violations.
    elapsed time = 00:00:09, memory = 308.09 (MB).
    Completing 50% with 152 violations.
    elapsed time = 00:00:10, memory = 308.34 (MB).
    Completing 60% with 260 violations.
    elapsed time = 00:00:10, memory = 316.16 (MB).
    Completing 70% with 260 violations.
    elapsed time = 00:00:17, memory = 330.21 (MB).
    Completing 80% with 385 violations.
    elapsed time = 00:00:17, memory = 344.57 (MB).
    Completing 90% with 385 violations.
    elapsed time = 00:00:18, memory = 356.69 (MB).
    Completing 100% with 517 violations.
    elapsed time = 00:00:19, memory = 311.52 (MB).
[INFO DRT-0199]   Number of violations = 701.
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:19, memory = 606.70 (MB), peak = 606.70 (MB)
Total wire length = 26128 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14168 um.
Total wire length on LAYER met2 = 11465 um.
Total wire length on LAYER met3 = 493 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6943.
Up-via summary (total 6943):.

-----------------------
 FR_MASTERSLICE       0
            li1    3320
           met1    3553
           met2      70
           met3       0
           met4       0
-----------------------
                   6943


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 701 violations.
    elapsed time = 00:00:00, memory = 622.50 (MB).
    Completing 20% with 701 violations.
    elapsed time = 00:00:00, memory = 625.59 (MB).
    Completing 30% with 701 violations.
    elapsed time = 00:00:00, memory = 629.90 (MB).
    Completing 40% with 631 violations.
    elapsed time = 00:00:05, memory = 628.68 (MB).
    Completing 50% with 631 violations.
    elapsed time = 00:00:05, memory = 662.59 (MB).
    Completing 60% with 631 violations.
    elapsed time = 00:00:07, memory = 668.34 (MB).
    Completing 70% with 510 violations.
    elapsed time = 00:00:07, memory = 629.75 (MB).
    Completing 80% with 510 violations.
    elapsed time = 00:00:08, memory = 675.43 (MB).
    Completing 90% with 336 violations.
    elapsed time = 00:00:11, memory = 641.47 (MB).
    Completing 100% with 247 violations.
    elapsed time = 00:00:18, memory = 642.38 (MB).
[INFO DRT-0199]   Number of violations = 247.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:19, memory = 642.38 (MB), peak = 683.16 (MB)
Total wire length = 25916 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14115 um.
Total wire length on LAYER met2 = 11377 um.
Total wire length on LAYER met3 = 416 um.
Total wire length on LAYER met4 = 6 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6884.
Up-via summary (total 6884):.

-----------------------
 FR_MASTERSLICE       0
            li1    3316
           met1    3497
           met2      69
           met3       2
           met4       0
-----------------------
                   6884


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 247 violations.
    elapsed time = 00:00:00, memory = 642.38 (MB).
    Completing 20% with 247 violations.
    elapsed time = 00:00:00, memory = 642.38 (MB).
    Completing 30% with 247 violations.
    elapsed time = 00:00:00, memory = 638.83 (MB).
    Completing 40% with 281 violations.
    elapsed time = 00:00:02, memory = 638.79 (MB).
    Completing 50% with 281 violations.
    elapsed time = 00:00:02, memory = 653.48 (MB).
    Completing 60% with 281 violations.
    elapsed time = 00:00:05, memory = 653.62 (MB).
    Completing 70% with 288 violations.
    elapsed time = 00:00:05, memory = 609.12 (MB).
    Completing 80% with 288 violations.
    elapsed time = 00:00:06, memory = 646.65 (MB).
    Completing 90% with 262 violations.
    elapsed time = 00:00:08, memory = 609.54 (MB).
    Completing 100% with 279 violations.
    elapsed time = 00:00:15, memory = 609.51 (MB).
[INFO DRT-0199]   Number of violations = 279.
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:15, memory = 609.77 (MB), peak = 683.16 (MB)
Total wire length = 25803 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14034 um.
Total wire length on LAYER met2 = 11315 um.
Total wire length on LAYER met3 = 424 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6881.
Up-via summary (total 6881):.

-----------------------
 FR_MASTERSLICE       0
            li1    3316
           met1    3483
           met2      78
           met3       4
           met4       0
-----------------------
                   6881


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 279 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 20% with 279 violations.
    elapsed time = 00:00:03, memory = 632.22 (MB).
    Completing 30% with 172 violations.
    elapsed time = 00:00:03, memory = 609.80 (MB).
    Completing 40% with 172 violations.
    elapsed time = 00:00:04, memory = 668.58 (MB).
    Completing 50% with 172 violations.
    elapsed time = 00:00:05, memory = 668.80 (MB).
    Completing 60% with 139 violations.
    elapsed time = 00:00:05, memory = 609.73 (MB).
    Completing 70% with 139 violations.
    elapsed time = 00:00:11, memory = 622.62 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:12, memory = 648.17 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:12, memory = 660.29 (MB).
    Completing 100% with 22 violations.
    elapsed time = 00:00:12, memory = 609.12 (MB).
[INFO DRT-0199]   Number of violations = 22.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:12, memory = 609.12 (MB), peak = 688.95 (MB)
Total wire length = 25742 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13205 um.
Total wire length on LAYER met2 = 11361 um.
Total wire length on LAYER met3 = 1145 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6998.
Up-via summary (total 6998):.

-----------------------
 FR_MASTERSLICE       0
            li1    3316
           met1    3521
           met2     157
           met3       4
           met4       0
-----------------------
                   6998


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 22 violations.
    elapsed time = 00:00:00, memory = 609.12 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:00, memory = 609.30 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:00, memory = 609.54 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:02, memory = 609.52 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:02, memory = 609.52 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:02, memory = 669.60 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:02, memory = 609.77 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:03, memory = 610.29 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:03, memory = 609.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 609.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 609.77 (MB), peak = 688.95 (MB)
Total wire length = 25743 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13191 um.
Total wire length on LAYER met2 = 11359 um.
Total wire length on LAYER met3 = 1163 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6996.
Up-via summary (total 6996):.

-----------------------
 FR_MASTERSLICE       0
            li1    3316
           met1    3519
           met2     157
           met3       4
           met4       0
-----------------------
                   6996


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 609.77 (MB), peak = 688.95 (MB)
Total wire length = 25743 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13191 um.
Total wire length on LAYER met2 = 11359 um.
Total wire length on LAYER met3 = 1163 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6996.
Up-via summary (total 6996):.

-----------------------
 FR_MASTERSLICE       0
            li1    3316
           met1    3519
           met2     157
           met3       4
           met4       0
-----------------------
                   6996


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 609.77 (MB), peak = 688.95 (MB)
Total wire length = 25743 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13191 um.
Total wire length on LAYER met2 = 11359 um.
Total wire length on LAYER met3 = 1163 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6996.
Up-via summary (total 6996):.

-----------------------
 FR_MASTERSLICE       0
            li1    3316
           met1    3519
           met2     157
           met3       4
           met4       0
-----------------------
                   6996


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 609.77 (MB), peak = 688.95 (MB)
Total wire length = 25743 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13191 um.
Total wire length on LAYER met2 = 11359 um.
Total wire length on LAYER met3 = 1163 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6996.
Up-via summary (total 6996):.

-----------------------
 FR_MASTERSLICE       0
            li1    3316
           met1    3519
           met2     157
           met3       4
           met4       0
-----------------------
                   6996


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 609.77 (MB), peak = 688.95 (MB)
Total wire length = 25743 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13191 um.
Total wire length on LAYER met2 = 11359 um.
Total wire length on LAYER met3 = 1163 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6996.
Up-via summary (total 6996):.

-----------------------
 FR_MASTERSLICE       0
            li1    3316
           met1    3519
           met2     157
           met3       4
           met4       0
-----------------------
                   6996


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 609.77 (MB), peak = 688.95 (MB)
Total wire length = 25743 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13191 um.
Total wire length on LAYER met2 = 11359 um.
Total wire length on LAYER met3 = 1163 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6996.
Up-via summary (total 6996):.

-----------------------
 FR_MASTERSLICE       0
            li1    3316
           met1    3519
           met2     157
           met3       4
           met4       0
-----------------------
                   6996


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 609.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 609.77 (MB), peak = 688.95 (MB)
Total wire length = 25743 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13191 um.
Total wire length on LAYER met2 = 11359 um.
Total wire length on LAYER met3 = 1163 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6996.
Up-via summary (total 6996):.

-----------------------
 FR_MASTERSLICE       0
            li1    3316
           met1    3519
           met2     157
           met3       4
           met4       0
-----------------------
                   6996


[INFO DRT-0198] Complete detail routing.
Total wire length = 25743 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13191 um.
Total wire length on LAYER met2 = 11359 um.
Total wire length on LAYER met3 = 1163 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6996.
Up-via summary (total 6996):.

-----------------------
 FR_MASTERSLICE       0
            li1    3316
           met1    3519
           met2     157
           met3       4
           met4       0
-----------------------
                   6996


[INFO DRT-0267] cpu time = 00:01:35, elapsed time = 00:01:10, memory = 609.77 (MB), peak = 688.95 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_13.21.59/results/routing/PrimitiveCalculator.def
