<html><head><title>Chisel/FIRRTL: Multiple Clock Domains</title><meta charset="utf-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="author" content="the Chisel/FIRRTL Developers" /><meta name="description" content="Chisel/FIRRTL
Hardware Compiler Framework" /><meta name="og:image" content="/img/poster.png" /><meta name="image" property="og:image" content="/img/poster.png" /><meta name="og:title" content="Chisel/FIRRTL: Multiple Clock Domains" /><meta name="title" property="og:title" content="Chisel/FIRRTL: Multiple Clock Domains" /><meta name="og:site_name" content="Chisel/FIRRTL" /><meta name="og:url" content="" /><meta name="og:type" content="website" /><meta name="og:description" content="Chisel/FIRRTL
Hardware Compiler Framework" /><link rel="icon" type="image/png" href="/img/favicon.png" /><meta name="twitter:title" content="Chisel/FIRRTL: Multiple Clock Domains" /><meta name="twitter:image" content="https://www.chisel-lang.org/img/poster.png" /><meta name="twitter:description" content="Chisel/FIRRTL
Hardware Compiler Framework" /><meta name="twitter:card" content="summary_large_image" /><meta name="twitter:site" content="@chisel_lang" /><link rel="icon" type="image/png" sizes="16x16" href="/img/favicon16x16.png" /><link rel="icon" type="image/png" sizes="24x24" href="/img/favicon24x24.png" /><link rel="icon" type="image/png" sizes="32x32" href="/img/favicon32x32.png" /><link rel="icon" type="image/png" sizes="48x48" href="/img/favicon48x48.png" /><link rel="icon" type="image/png" sizes="57x57" href="/img/favicon57x57.png" /><link rel="icon" type="image/png" sizes="60x60" href="/img/favicon60x60.png" /><link rel="icon" type="image/png" sizes="64x64" href="/img/favicon64x64.png" /><link rel="icon" type="image/png" sizes="70x70" href="/img/favicon70x70.png" /><link rel="icon" type="image/png" sizes="72x72" href="/img/favicon72x72.png" /><link rel="icon" type="image/png" sizes="76x76" href="/img/favicon76x76.png" /><link rel="icon" type="image/png" sizes="96x96" href="/img/favicon96x96.png" /><link rel="icon" type="image/png" sizes="114x114" href="/img/favicon114x114.png" /><link rel="icon" type="image/png" sizes="120x120" href="/img/favicon120x120.png" /><link rel="icon" type="image/png" sizes="128x128" href="/img/favicon128x128.png" /><link rel="icon" type="image/png" sizes="144x144" href="/img/favicon144x144.png" /><link rel="icon" type="image/png" sizes="150x150" href="/img/favicon150x150.png" /><link rel="icon" type="image/png" sizes="152x152" href="/img/favicon152x152.png" /><link rel="icon" type="image/png" sizes="196x196" href="/img/favicon196x196.png" /><link rel="icon" type="image/png" sizes="310x310" href="/img/favicon310x310.png" /><link rel="icon" type="image/png" sizes="310x150" href="/img/favicon310x150.png" /><link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap.min.css" /><link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css" /><link rel="stylesheet" href="/highlight/styles/default.css" /><link rel="stylesheet" href="/css/style.css" /><link rel="stylesheet" href="/css/palette.css" /><link rel="stylesheet" href="/css/codemirror.css" /></head><body class="docs"><div id="wrapper"><div id="sidebar-wrapper"><ul id="sidebar" class="sidebar-nav"><li class="sidebar-brand"><a href="/" class="brand"><div class="brand-wrapper"><span>Chisel/FIRRTL</span></div></a></li> <li><a href="/chisel3/index.html" class="">Chisel3</a> <ul class="sub_section"> <li><a href="/chisel3/faqs.html" class="">FAQs</a></li> <li><a href="/chisel3/cookbook.html" class="">Cookbook</a></li> <li><a href="/chisel3/troubleshooting" class="">Troubleshooting</a></li></ul></li> <li><a href="/chisel3/introduction.html" class="">Introduction</a></li> <li><a href="/chisel3/supported-hardware.html" class="">Supported Hardware</a></li> <li><a href="/chisel3/data-types.html" class="">Data Types</a></li> <li><a href="/chisel3/combinational-circuits.html" class="">Combinational Circuits</a></li> <li><a href="/chisel3/operators.html" class="">Operators</a></li> <li><a href="/chisel3/width-inference.html" class="">Width Inference</a></li> <li><a href="/chisel3/functional-abstraction.html" class="">Functional Abstraction</a></li> <li><a href="/chisel3/bundles-and-vecs.html" class="">Bundles and Vecs</a></li> <li><a href="/chisel3/ports.html" class="">Ports</a></li> <li><a href="/chisel3/modules.html" class="">Modules</a></li> <li><a href="/chisel3/blackboxes.html" class="">Blackboxes</a></li> <li><a href="/chisel3/sequential-circuits.html" class="">Sequential Circuits</a></li> <li><a href="/chisel3/memories.html" class="">Memories</a></li> <li><a href="/chisel3/interfaces-and-connections.html" class="">Interfaces and Connections</a></li> <li><a href="/chisel3/functional-module-creation.html" class="">Functional Module Creation</a></li> <li><a href="/chisel3/muxes-and-input-selection.html" class="">Muxes and Input Selection</a></li> <li><a href="/chisel3/polymorphism-and-parameterization.html" class="">Polymorphism and Parameterization</a></li> <li><a href="/chisel3/multi-clock.html" class=" active ">Multiple Clock Domains</a></li> <li><a href="/chisel3/printing.html" class="">Printing in Chisel</a></li> <li><a href="/chisel3/annotations.html" class="">Annotations</a></li> <li><a href="/chisel3/unconnected-wires.html" class="">Unconnected Wires</a></li> <li><a href="/chisel3/chisel3-vs-chisel2.html" class="">Appendix</a> <ul class="sub_section"> <li><a href="/chisel3/chisel3-vs-chisel2.html" class="">Chisel3 vs. Chisel3</a></li> <li><a href="/chisel3/experimental-features.html" class="">Experimental Features</a></li></ul></li> <li><a href="/chisel3/developers.html" class="">Developers</a> <ul class="sub_section"> <li><a href="/chisel3/sbt-subproject.html" class="">sbt Subproject</a></li> <li><a href="/chisel3/test-coverage.html" class="">Test Coverage</a></li></ul></li> <li><a href="/api/chisel3/latest/index.html" class="">API Documentation</a> <ul class="sub_section"> <li><a href="/api/chisel3/v3.1.8/index.html" class="">v3.1.8</a></li> <li><a href="/api/chisel3/v3.1.7/index.html" class="">v3.1.7</a></li> <li><a href="/api/chisel3/v3.1.6/index.html" class="">v3.1.6</a></li> <li><a href="/api/chisel3/v3.1.5/index.html" class="">v3.1.5</a></li> <li><a href="/api/chisel3/v3.1.4/index.html" class="">v3.1.4</a></li> <li><a href="/api/chisel3/v3.1.3/index.html" class="">v3.1.3</a></li> <li><a href="/api/chisel3/v3.1.2/index.html" class="">v3.1.2</a></li> <li><a href="/api/chisel3/v3.1.1/index.html" class="">v3.1.1</a></li> <li><a href="/api/chisel3/v3.1.0/index.html" class="">v3.1.0</a></li> <li><a href="/api/chisel3/v3.0.2/index.html" class="">v3.0.2</a></li> <li><a href="/api/chisel3/v3.0.1/index.html" class="">v3.0.1</a></li> <li><a href="/api/chisel3/v3.0.0/index.html" class="">v3.0.0</a></li></ul></li>        </ul></div><div id="page-content-wrapper"><div class="nav"><div class="container-fluid"><div class="row"><div class="col-lg-12"><div class="action-menu pull-left clearfix"><a href="#menu-toggle" id="menu-toggle"><i class="fa fa-bars" aria-hidden="true"></i></a></div><ul class="pull-right"></ul></div></div></div></div><div id="content" data-github-owner="freechipsproject" data-github-repo="chisel3"><div class="content-wrapper"><section><p>Chisel 3 supports multiple clock domains as follows.</p>

<p>Note that in order to cross clock domains safely, you will need appropriate synchronization logic (such as an asynchronous FIFO). You can use the <a href="https://github.com/ucb-bar/asyncqueue">AsyncQueue library</a> to do this easily.</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">class</span> <span class="nc">MultiClockModule</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">clockB</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Clock</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">resetB</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">stuff</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
  <span class="o">})</span>

  <span class="c1">// This register is clocked against the module clock.
</span>  <span class="k">val</span> <span class="nv">regClock</span> <span class="k">=</span> <span class="nc">RegNext</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">stuff</span><span class="o">)</span>

  <span class="nf">withClockAndReset</span> <span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">clockB</span><span class="o">,</span> <span class="nv">io</span><span class="o">.</span><span class="py">resetB</span><span class="o">)</span> <span class="o">{</span>
    <span class="c1">// In this withClock scope, all synchronous elements are clocked against io.clockB.
</span>    <span class="c1">// Reset for flops in this domain is using the explicitly provided reset io.resetB.
</span>
    <span class="c1">// This register is clocked against io.clockB.
</span>    <span class="k">val</span> <span class="nv">regClockB</span> <span class="k">=</span> <span class="nc">RegNext</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">stuff</span><span class="o">)</span>
  <span class="o">}</span>

  <span class="c1">// This register is also clocked against the module clock.
</span>  <span class="k">val</span> <span class="nv">regClock2</span> <span class="k">=</span> <span class="nc">RegNext</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">stuff</span><span class="o">)</span>
<span class="o">}</span>
</code></pre></div></div>

<p>You can also instantiate modules in another clock domain:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">class</span> <span class="nc">MultiClockModule</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">clockB</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Clock</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">resetB</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">stuff</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
  <span class="o">})</span>
  <span class="k">val</span> <span class="nv">clockB_child</span> <span class="k">=</span> <span class="nf">withClockAndReset</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">clockB</span><span class="o">,</span> <span class="nv">io</span><span class="o">.</span><span class="py">resetB</span><span class="o">)</span> <span class="o">{</span> <span class="nc">Module</span><span class="o">(</span><span class="k">new</span> <span class="nc">ChildModule</span><span class="o">)</span> <span class="o">}</span>
  <span class="nv">clockB_child</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">in</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">stuff</span>
<span class="o">}</span>
</code></pre></div></div>

<p>If you only want to connect your clock to a new clock domain and use the regular implicit reset signal, you can use <code class="highlighter-rouge">withClock(clock)</code> instead of <code class="highlighter-rouge">withClockAndReset</code>.</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">class</span> <span class="nc">MultiClockModule</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">clockB</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Clock</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">stuff</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
  <span class="o">})</span>

  <span class="c1">// This register is clocked against the module clock.
</span>  <span class="k">val</span> <span class="nv">regClock</span> <span class="k">=</span> <span class="nc">RegNext</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">stuff</span><span class="o">)</span>

  <span class="nf">withClock</span> <span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">clockB</span><span class="o">)</span> <span class="o">{</span>
    <span class="c1">// In this withClock scope, all synchronous elements are clocked against io.clockB.
</span>
    <span class="c1">// This register is clocked against io.clockB, but uses implict reset from the parent context.
</span>    <span class="k">val</span> <span class="nv">regClockB</span> <span class="k">=</span> <span class="nc">RegNext</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">stuff</span><span class="o">)</span>
  <span class="o">}</span>

  <span class="c1">// This register is also clocked against the module clock.
</span>  <span class="k">val</span> <span class="nv">regClock2</span> <span class="k">=</span> <span class="nc">RegNext</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">stuff</span><span class="o">)</span>
<span class="o">}</span>

<span class="c1">// Instantiate module in another clock domain with implicit reset.
</span><span class="k">class</span> <span class="nc">MultiClockModule</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">clockB</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Clock</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">stuff</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
  <span class="o">})</span>
  <span class="k">val</span> <span class="nv">clockB_child</span> <span class="k">=</span> <span class="nf">withClock</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">clockB</span><span class="o">)</span> <span class="o">{</span> <span class="nc">Module</span><span class="o">(</span><span class="k">new</span> <span class="nc">ChildModule</span><span class="o">)</span> <span class="o">}</span>
  <span class="nv">clockB_child</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">in</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">stuff</span>
<span class="o">}</span>

</code></pre></div></div>
</section></div></div></div></div><script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/1.11.3/jquery.min.js"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/3.3.7/js/bootstrap.min.js"></script><script src="/highlight/highlight.pack.js"></script><script>hljs.configure({languages:['scala','java','bash']});
hljs.initHighlighting();
              </script><script>((window.gitter = {}).chat = {}).options = {
room: 'freechipsproject/chisel3'};</script><script src="https://sidecar.gitter.im/dist/sidecar.v1.js"></script><script src="/js/main.js"></script></body></html>