LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY lcdtest IS
END lcdtest;

ARCHITECTURE behavior OF lcdtest IS 

    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT lcd
    PORT(
         clk1 : IN  std_logic;
         reset : IN  std_logic;
         RS : OUT  std_logic;
         EN : OUT  std_logic;
         RW : OUT  std_logic;
         data : OUT  std_logic_vector(7 downto 0)
        );
    END COMPONENT;

    -- Inputs
    signal clk1 : std_logic := '0';
    signal reset : std_logic := '0';

    -- Outputs
    signal RS : std_logic;
    signal EN : std_logic;
    signal RW : std_logic;
    signal data : std_logic_vector(7 downto 0);

    -- Clock period definitions
    constant clk1_period : time := 10 ns;

BEGIN

    -- Instantiate the Unit Under Test (UUT)
    uut: lcd PORT MAP (
          clk1 => clk1,
          reset => reset,
          RS => RS,
          EN => EN,
          RW => RW,
          data => data
        );

    -- Clock process definitions
    clk1_process : process
    begin
        clk1 <= '0';
        wait for clk1_period / 2;
        clk1 <= '1';
        wait for clk1_period / 2;
    end process;

    -- Stimulus process
    stim_proc: process
    begin
        -- Hold reset state for 100 ns
        reset <= '1';  -- Set reset to high
        wait for 100 ns; 
        reset <= '0';  -- Release reset

        wait for clk1_period * 10;  -- Allow some time for the LCD to process

        -- Insert additional stimulus here if needed

        wait;  -- Wait forever
    end process;

END behavior;
