Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Computer Architecture/L8/divider_tb_isim_beh.exe -prj E:/Computer Architecture/L8/divider_tb_beh.prj work.divider_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/Computer Architecture/L8/src/divider.vhd" into library work
Parsing VHDL file "E:/Computer Architecture/L8/test/divider_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package env
Compiling package numeric_std
Compiling architecture behavioral of entity divider [divider_default]
Compiling architecture behavior of entity divider_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable E:/Computer Architecture/L8/divider_tb_isim_beh.exe
Fuse Memory Usage: 36028 KB
Fuse CPU Usage: 421 ms
