
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= FU.OutID1=>A_EX.In                                     Premise(F11)
	S14= A_MEM.Out=>A_WB.In                                     Premise(F12)
	S15= LIMMEXT.Out=>B_EX.In                                   Premise(F13)
	S16= B_MEM.Out=>B_WB.In                                     Premise(F14)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S19= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F17)
	S20= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F18)
	S21= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F19)
	S22= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F20)
	S23= FU.Bub_ID=>CU_ID.Bub                                   Premise(F21)
	S24= FU.Halt_ID=>CU_ID.Halt                                 Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F24)
	S27= FU.Bub_IF=>CU_IF.Bub                                   Premise(F25)
	S28= FU.Halt_IF=>CU_IF.Halt                                 Premise(F26)
	S29= ICache.Hit=>CU_IF.ICacheHit                            Premise(F27)
	S30= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F28)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F29)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F30)
	S33= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F31)
	S34= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F32)
	S35= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F33)
	S36= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F34)
	S37= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F35)
	S38= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F36)
	S39= ICache.Hit=>FU.ICacheHit                               Premise(F37)
	S40= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F38)
	S41= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F39)
	S42= IR_EX.Out=>FU.IR_EX                                    Premise(F40)
	S43= IR_ID.Out=>FU.IR_ID                                    Premise(F41)
	S44= IR_MEM.Out=>FU.IR_MEM                                  Premise(F42)
	S45= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F43)
	S46= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F44)
	S47= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F45)
	S48= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F46)
	S49= ALU.Out=>FU.InEX                                       Premise(F47)
	S50= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F48)
	S51= GPR.Rdata1=>FU.InID1                                   Premise(F49)
	S52= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F50)
	S53= ALUOut_MEM.Out=>FU.InMEM                               Premise(F51)
	S54= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F52)
	S55= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F53)
	S56= IR_ID.Out25_21=>GPR.RReg1                              Premise(F54)
	S57= IR_WB.Out20_16=>GPR.WReg                               Premise(F55)
	S58= IMMU.Addr=>IAddrReg.In                                 Premise(F56)
	S59= PC.Out=>ICache.IEA                                     Premise(F57)
	S60= ICache.IEA=addr                                        Path(S5,S59)
	S61= ICache.Hit=ICacheHit(addr)                             ICache-Search(S60)
	S62= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S60,S3)
	S63= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S61,S29)
	S64= FU.ICacheHit=ICacheHit(addr)                           Path(S61,S39)
	S65= ICache.Out=>ICacheReg.In                               Premise(F58)
	S66= ICacheReg.In={12,rS,rD,UIMM}                           Path(S62,S65)
	S67= PC.Out=>IMMU.IEA                                       Premise(F59)
	S68= IMMU.IEA=addr                                          Path(S5,S67)
	S69= CP0.ASID=>IMMU.PID                                     Premise(F60)
	S70= IMMU.PID=pid                                           Path(S4,S69)
	S71= IMMU.Addr={pid,addr}                                   IMMU-Search(S70,S68)
	S72= IAddrReg.In={pid,addr}                                 Path(S71,S58)
	S73= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S70,S68)
	S74= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S73,S30)
	S75= IR_MEM.Out=>IR_DMMU1.In                                Premise(F61)
	S76= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F62)
	S77= IR_ID.Out=>IR_EX.In                                    Premise(F63)
	S78= ICache.Out=>IR_ID.In                                   Premise(F64)
	S79= IR_ID.In={12,rS,rD,UIMM}                               Path(S62,S78)
	S80= ICache.Out=>IR_IMMU.In                                 Premise(F65)
	S81= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S62,S80)
	S82= IR_EX.Out=>IR_MEM.In                                   Premise(F66)
	S83= IR_DMMU2.Out=>IR_WB.In                                 Premise(F67)
	S84= IR_MEM.Out=>IR_WB.In                                   Premise(F68)
	S85= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F69)
	S86= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F70)
	S87= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F71)
	S88= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F72)
	S89= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F73)
	S90= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F74)
	S91= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F75)
	S92= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F76)
	S93= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F77)
	S94= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F78)
	S95= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F79)
	S96= IR_EX.Out31_26=>CU_EX.Op                               Premise(F80)
	S97= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F81)
	S98= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F82)
	S99= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F83)
	S100= IR_ID.Out31_26=>CU_ID.Op                              Premise(F84)
	S101= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F85)
	S102= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F86)
	S103= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F87)
	S104= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F88)
	S105= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F89)
	S106= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F90)
	S107= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F91)
	S108= IR_WB.Out31_26=>CU_WB.Op                              Premise(F92)
	S109= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F93)
	S110= CtrlA_EX=0                                            Premise(F94)
	S111= CtrlB_EX=0                                            Premise(F95)
	S112= CtrlALUOut_MEM=0                                      Premise(F96)
	S113= CtrlALUOut_DMMU1=0                                    Premise(F97)
	S114= CtrlALUOut_DMMU2=0                                    Premise(F98)
	S115= CtrlALUOut_WB=0                                       Premise(F99)
	S116= CtrlA_MEM=0                                           Premise(F100)
	S117= CtrlA_WB=0                                            Premise(F101)
	S118= CtrlB_MEM=0                                           Premise(F102)
	S119= CtrlB_WB=0                                            Premise(F103)
	S120= CtrlICache=0                                          Premise(F104)
	S121= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S120)
	S122= CtrlIMMU=0                                            Premise(F105)
	S123= CtrlIR_DMMU1=0                                        Premise(F106)
	S124= CtrlIR_DMMU2=0                                        Premise(F107)
	S125= CtrlIR_EX=0                                           Premise(F108)
	S126= CtrlIR_ID=1                                           Premise(F109)
	S127= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S79,S126)
	S128= CtrlIR_IMMU=0                                         Premise(F110)
	S129= CtrlIR_MEM=0                                          Premise(F111)
	S130= CtrlIR_WB=0                                           Premise(F112)
	S131= CtrlGPR=0                                             Premise(F113)
	S132= CtrlIAddrReg=0                                        Premise(F114)
	S133= CtrlPC=0                                              Premise(F115)
	S134= CtrlPCInc=1                                           Premise(F116)
	S135= PC[Out]=addr+4                                        PC-Inc(S1,S133,S134)
	S136= PC[CIA]=addr                                          PC-Inc(S1,S133,S134)
	S137= CtrlIMem=0                                            Premise(F117)
	S138= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S137)
	S139= CtrlICacheReg=0                                       Premise(F118)
	S140= CtrlASIDIn=0                                          Premise(F119)
	S141= CtrlCP0=0                                             Premise(F120)
	S142= CP0[ASID]=pid                                         CP0-Hold(S0,S141)
	S143= CtrlEPCIn=0                                           Premise(F121)
	S144= CtrlExCodeIn=0                                        Premise(F122)
	S145= CtrlIRMux=0                                           Premise(F123)
	S146= GPR[rS]=a                                             Premise(F124)

ID	S147= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S127)
	S148= IR_ID.Out31_26=12                                     IR-Out(S127)
	S149= IR_ID.Out25_21=rS                                     IR-Out(S127)
	S150= IR_ID.Out20_16=rD                                     IR-Out(S127)
	S151= IR_ID.Out15_0=UIMM                                    IR-Out(S127)
	S152= PC.Out=addr+4                                         PC-Out(S135)
	S153= PC.CIA=addr                                           PC-Out(S136)
	S154= PC.CIA31_28=addr[31:28]                               PC-Out(S136)
	S155= CP0.ASID=pid                                          CP0-Read-ASID(S142)
	S156= A_EX.Out=>ALU.A                                       Premise(F245)
	S157= B_EX.Out=>ALU.B                                       Premise(F246)
	S158= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F247)
	S159= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F248)
	S160= ALU.Out=>ALUOut_MEM.In                                Premise(F249)
	S161= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F250)
	S162= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F251)
	S163= FU.OutID1=>A_EX.In                                    Premise(F252)
	S164= A_MEM.Out=>A_WB.In                                    Premise(F253)
	S165= LIMMEXT.Out=>B_EX.In                                  Premise(F254)
	S166= B_MEM.Out=>B_WB.In                                    Premise(F255)
	S167= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F256)
	S168= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F257)
	S169= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F258)
	S170= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F259)
	S171= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F260)
	S172= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F261)
	S173= FU.Bub_ID=>CU_ID.Bub                                  Premise(F262)
	S174= FU.Halt_ID=>CU_ID.Halt                                Premise(F263)
	S175= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F264)
	S176= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F265)
	S177= FU.Bub_IF=>CU_IF.Bub                                  Premise(F266)
	S178= FU.Halt_IF=>CU_IF.Halt                                Premise(F267)
	S179= ICache.Hit=>CU_IF.ICacheHit                           Premise(F268)
	S180= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F269)
	S181= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F270)
	S182= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F271)
	S183= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F272)
	S184= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F273)
	S185= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F274)
	S186= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F275)
	S187= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F276)
	S188= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F277)
	S189= ICache.Hit=>FU.ICacheHit                              Premise(F278)
	S190= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F279)
	S191= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F280)
	S192= IR_EX.Out=>FU.IR_EX                                   Premise(F281)
	S193= IR_ID.Out=>FU.IR_ID                                   Premise(F282)
	S194= FU.IR_ID={12,rS,rD,UIMM}                              Path(S147,S193)
	S195= IR_MEM.Out=>FU.IR_MEM                                 Premise(F283)
	S196= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F284)
	S197= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F285)
	S198= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F286)
	S199= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F287)
	S200= ALU.Out=>FU.InEX                                      Premise(F288)
	S201= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F289)
	S202= GPR.Rdata1=>FU.InID1                                  Premise(F290)
	S203= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F291)
	S204= FU.InID1_RReg=rS                                      Path(S149,S203)
	S205= FU.InID2_RReg=5'b00000                                Premise(F292)
	S206= ALUOut_MEM.Out=>FU.InMEM                              Premise(F293)
	S207= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F294)
	S208= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F295)
	S209= IR_ID.Out25_21=>GPR.RReg1                             Premise(F296)
	S210= GPR.RReg1=rS                                          Path(S149,S209)
	S211= GPR.Rdata1=a                                          GPR-Read(S210,S146)
	S212= FU.InID1=a                                            Path(S211,S202)
	S213= FU.OutID1=FU(a)                                       FU-Forward(S212)
	S214= A_EX.In=FU(a)                                         Path(S213,S163)
	S215= IR_WB.Out20_16=>GPR.WReg                              Premise(F297)
	S216= IMMU.Addr=>IAddrReg.In                                Premise(F298)
	S217= PC.Out=>ICache.IEA                                    Premise(F299)
	S218= ICache.IEA=addr+4                                     Path(S152,S217)
	S219= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S218)
	S220= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S219,S179)
	S221= FU.ICacheHit=ICacheHit(addr+4)                        Path(S219,S189)
	S222= ICache.Out=>ICacheReg.In                              Premise(F300)
	S223= PC.Out=>IMMU.IEA                                      Premise(F301)
	S224= IMMU.IEA=addr+4                                       Path(S152,S223)
	S225= CP0.ASID=>IMMU.PID                                    Premise(F302)
	S226= IMMU.PID=pid                                          Path(S155,S225)
	S227= IMMU.Addr={pid,addr+4}                                IMMU-Search(S226,S224)
	S228= IAddrReg.In={pid,addr+4}                              Path(S227,S216)
	S229= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S226,S224)
	S230= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S229,S180)
	S231= IR_MEM.Out=>IR_DMMU1.In                               Premise(F303)
	S232= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F304)
	S233= IR_ID.Out=>IR_EX.In                                   Premise(F305)
	S234= IR_EX.In={12,rS,rD,UIMM}                              Path(S147,S233)
	S235= ICache.Out=>IR_ID.In                                  Premise(F306)
	S236= ICache.Out=>IR_IMMU.In                                Premise(F307)
	S237= IR_EX.Out=>IR_MEM.In                                  Premise(F308)
	S238= IR_DMMU2.Out=>IR_WB.In                                Premise(F309)
	S239= IR_MEM.Out=>IR_WB.In                                  Premise(F310)
	S240= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F311)
	S241= LIMMEXT.In=UIMM                                       Path(S151,S240)
	S242= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S241)
	S243= B_EX.In={16{0},UIMM}                                  Path(S242,S165)
	S244= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F312)
	S245= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F313)
	S246= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F314)
	S247= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F315)
	S248= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F316)
	S249= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F317)
	S250= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F318)
	S251= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F319)
	S252= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F320)
	S253= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F321)
	S254= IR_EX.Out31_26=>CU_EX.Op                              Premise(F322)
	S255= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F323)
	S256= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F324)
	S257= CU_ID.IRFunc1=rD                                      Path(S150,S256)
	S258= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F325)
	S259= CU_ID.IRFunc2=rS                                      Path(S149,S258)
	S260= IR_ID.Out31_26=>CU_ID.Op                              Premise(F326)
	S261= CU_ID.Op=12                                           Path(S148,S260)
	S262= CU_ID.Func=alu_add                                    CU_ID(S261)
	S263= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F327)
	S264= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F328)
	S265= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F329)
	S266= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F330)
	S267= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F331)
	S268= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F332)
	S269= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F333)
	S270= IR_WB.Out31_26=>CU_WB.Op                              Premise(F334)
	S271= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F335)
	S272= CtrlA_EX=1                                            Premise(F336)
	S273= [A_EX]=FU(a)                                          A_EX-Write(S214,S272)
	S274= CtrlB_EX=1                                            Premise(F337)
	S275= [B_EX]={16{0},UIMM}                                   B_EX-Write(S243,S274)
	S276= CtrlALUOut_MEM=0                                      Premise(F338)
	S277= CtrlALUOut_DMMU1=0                                    Premise(F339)
	S278= CtrlALUOut_DMMU2=0                                    Premise(F340)
	S279= CtrlALUOut_WB=0                                       Premise(F341)
	S280= CtrlA_MEM=0                                           Premise(F342)
	S281= CtrlA_WB=0                                            Premise(F343)
	S282= CtrlB_MEM=0                                           Premise(F344)
	S283= CtrlB_WB=0                                            Premise(F345)
	S284= CtrlICache=0                                          Premise(F346)
	S285= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S121,S284)
	S286= CtrlIMMU=0                                            Premise(F347)
	S287= CtrlIR_DMMU1=0                                        Premise(F348)
	S288= CtrlIR_DMMU2=0                                        Premise(F349)
	S289= CtrlIR_EX=1                                           Premise(F350)
	S290= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S234,S289)
	S291= CtrlIR_ID=0                                           Premise(F351)
	S292= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S127,S291)
	S293= CtrlIR_IMMU=0                                         Premise(F352)
	S294= CtrlIR_MEM=0                                          Premise(F353)
	S295= CtrlIR_WB=0                                           Premise(F354)
	S296= CtrlGPR=0                                             Premise(F355)
	S297= GPR[rS]=a                                             GPR-Hold(S146,S296)
	S298= CtrlIAddrReg=0                                        Premise(F356)
	S299= CtrlPC=0                                              Premise(F357)
	S300= CtrlPCInc=0                                           Premise(F358)
	S301= PC[CIA]=addr                                          PC-Hold(S136,S300)
	S302= PC[Out]=addr+4                                        PC-Hold(S135,S299,S300)
	S303= CtrlIMem=0                                            Premise(F359)
	S304= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S138,S303)
	S305= CtrlICacheReg=0                                       Premise(F360)
	S306= CtrlASIDIn=0                                          Premise(F361)
	S307= CtrlCP0=0                                             Premise(F362)
	S308= CP0[ASID]=pid                                         CP0-Hold(S142,S307)
	S309= CtrlEPCIn=0                                           Premise(F363)
	S310= CtrlExCodeIn=0                                        Premise(F364)
	S311= CtrlIRMux=0                                           Premise(F365)

EX	S312= A_EX.Out=FU(a)                                        A_EX-Out(S273)
	S313= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S273)
	S314= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S273)
	S315= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S275)
	S316= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S275)
	S317= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S275)
	S318= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S290)
	S319= IR_EX.Out31_26=12                                     IR_EX-Out(S290)
	S320= IR_EX.Out25_21=rS                                     IR_EX-Out(S290)
	S321= IR_EX.Out20_16=rD                                     IR_EX-Out(S290)
	S322= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S290)
	S323= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S292)
	S324= IR_ID.Out31_26=12                                     IR-Out(S292)
	S325= IR_ID.Out25_21=rS                                     IR-Out(S292)
	S326= IR_ID.Out20_16=rD                                     IR-Out(S292)
	S327= IR_ID.Out15_0=UIMM                                    IR-Out(S292)
	S328= PC.CIA=addr                                           PC-Out(S301)
	S329= PC.CIA31_28=addr[31:28]                               PC-Out(S301)
	S330= PC.Out=addr+4                                         PC-Out(S302)
	S331= CP0.ASID=pid                                          CP0-Read-ASID(S308)
	S332= A_EX.Out=>ALU.A                                       Premise(F366)
	S333= ALU.A=FU(a)                                           Path(S312,S332)
	S334= B_EX.Out=>ALU.B                                       Premise(F367)
	S335= ALU.B={16{0},UIMM}                                    Path(S315,S334)
	S336= ALU.Func=6'b000000                                    Premise(F368)
	S337= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S333,S335)
	S338= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S333,S335)
	S339= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S333,S335)
	S340= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S333,S335)
	S341= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S333,S335)
	S342= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F369)
	S343= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F370)
	S344= ALU.Out=>ALUOut_MEM.In                                Premise(F371)
	S345= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S337,S344)
	S346= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F372)
	S347= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F373)
	S348= FU.OutID1=>A_EX.In                                    Premise(F374)
	S349= A_MEM.Out=>A_WB.In                                    Premise(F375)
	S350= LIMMEXT.Out=>B_EX.In                                  Premise(F376)
	S351= B_MEM.Out=>B_WB.In                                    Premise(F377)
	S352= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F378)
	S353= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F379)
	S354= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F380)
	S355= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F381)
	S356= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F382)
	S357= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F383)
	S358= FU.Bub_ID=>CU_ID.Bub                                  Premise(F384)
	S359= FU.Halt_ID=>CU_ID.Halt                                Premise(F385)
	S360= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F386)
	S361= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F387)
	S362= FU.Bub_IF=>CU_IF.Bub                                  Premise(F388)
	S363= FU.Halt_IF=>CU_IF.Halt                                Premise(F389)
	S364= ICache.Hit=>CU_IF.ICacheHit                           Premise(F390)
	S365= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F391)
	S366= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F392)
	S367= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F393)
	S368= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F394)
	S369= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F395)
	S370= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F396)
	S371= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F397)
	S372= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F398)
	S373= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F399)
	S374= ICache.Hit=>FU.ICacheHit                              Premise(F400)
	S375= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F401)
	S376= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F402)
	S377= IR_EX.Out=>FU.IR_EX                                   Premise(F403)
	S378= FU.IR_EX={12,rS,rD,UIMM}                              Path(S318,S377)
	S379= IR_ID.Out=>FU.IR_ID                                   Premise(F404)
	S380= FU.IR_ID={12,rS,rD,UIMM}                              Path(S323,S379)
	S381= IR_MEM.Out=>FU.IR_MEM                                 Premise(F405)
	S382= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F406)
	S383= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F407)
	S384= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F408)
	S385= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F409)
	S386= ALU.Out=>FU.InEX                                      Premise(F410)
	S387= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S337,S386)
	S388= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F411)
	S389= FU.InEX_WReg=rD                                       Path(S321,S388)
	S390= GPR.Rdata1=>FU.InID1                                  Premise(F412)
	S391= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F413)
	S392= FU.InID1_RReg=rS                                      Path(S325,S391)
	S393= ALUOut_MEM.Out=>FU.InMEM                              Premise(F414)
	S394= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F415)
	S395= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F416)
	S396= IR_ID.Out25_21=>GPR.RReg1                             Premise(F417)
	S397= GPR.RReg1=rS                                          Path(S325,S396)
	S398= GPR.Rdata1=a                                          GPR-Read(S397,S297)
	S399= FU.InID1=a                                            Path(S398,S390)
	S400= FU.OutID1=FU(a)                                       FU-Forward(S399)
	S401= A_EX.In=FU(a)                                         Path(S400,S348)
	S402= IR_WB.Out20_16=>GPR.WReg                              Premise(F418)
	S403= IMMU.Addr=>IAddrReg.In                                Premise(F419)
	S404= PC.Out=>ICache.IEA                                    Premise(F420)
	S405= ICache.IEA=addr+4                                     Path(S330,S404)
	S406= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S405)
	S407= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S406,S364)
	S408= FU.ICacheHit=ICacheHit(addr+4)                        Path(S406,S374)
	S409= ICache.Out=>ICacheReg.In                              Premise(F421)
	S410= PC.Out=>IMMU.IEA                                      Premise(F422)
	S411= IMMU.IEA=addr+4                                       Path(S330,S410)
	S412= CP0.ASID=>IMMU.PID                                    Premise(F423)
	S413= IMMU.PID=pid                                          Path(S331,S412)
	S414= IMMU.Addr={pid,addr+4}                                IMMU-Search(S413,S411)
	S415= IAddrReg.In={pid,addr+4}                              Path(S414,S403)
	S416= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S413,S411)
	S417= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S416,S365)
	S418= IR_MEM.Out=>IR_DMMU1.In                               Premise(F424)
	S419= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F425)
	S420= IR_ID.Out=>IR_EX.In                                   Premise(F426)
	S421= IR_EX.In={12,rS,rD,UIMM}                              Path(S323,S420)
	S422= ICache.Out=>IR_ID.In                                  Premise(F427)
	S423= ICache.Out=>IR_IMMU.In                                Premise(F428)
	S424= IR_EX.Out=>IR_MEM.In                                  Premise(F429)
	S425= IR_MEM.In={12,rS,rD,UIMM}                             Path(S318,S424)
	S426= IR_DMMU2.Out=>IR_WB.In                                Premise(F430)
	S427= IR_MEM.Out=>IR_WB.In                                  Premise(F431)
	S428= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F432)
	S429= LIMMEXT.In=UIMM                                       Path(S327,S428)
	S430= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S429)
	S431= B_EX.In={16{0},UIMM}                                  Path(S430,S350)
	S432= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F433)
	S433= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F434)
	S434= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F435)
	S435= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F436)
	S436= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F437)
	S437= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F438)
	S438= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F439)
	S439= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F440)
	S440= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F441)
	S441= CU_EX.IRFunc1=rD                                      Path(S321,S440)
	S442= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F442)
	S443= CU_EX.IRFunc2=rS                                      Path(S320,S442)
	S444= IR_EX.Out31_26=>CU_EX.Op                              Premise(F443)
	S445= CU_EX.Op=12                                           Path(S319,S444)
	S446= CU_EX.Func=alu_add                                    CU_EX(S445)
	S447= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F444)
	S448= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F445)
	S449= CU_ID.IRFunc1=rD                                      Path(S326,S448)
	S450= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F446)
	S451= CU_ID.IRFunc2=rS                                      Path(S325,S450)
	S452= IR_ID.Out31_26=>CU_ID.Op                              Premise(F447)
	S453= CU_ID.Op=12                                           Path(S324,S452)
	S454= CU_ID.Func=alu_add                                    CU_ID(S453)
	S455= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F448)
	S456= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F449)
	S457= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F450)
	S458= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F451)
	S459= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F452)
	S460= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F453)
	S461= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F454)
	S462= IR_WB.Out31_26=>CU_WB.Op                              Premise(F455)
	S463= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F456)
	S464= CtrlA_EX=0                                            Premise(F457)
	S465= [A_EX]=FU(a)                                          A_EX-Hold(S273,S464)
	S466= CtrlB_EX=0                                            Premise(F458)
	S467= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S275,S466)
	S468= CtrlALUOut_MEM=1                                      Premise(F459)
	S469= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S345,S468)
	S470= CtrlALUOut_DMMU1=0                                    Premise(F460)
	S471= CtrlALUOut_DMMU2=0                                    Premise(F461)
	S472= CtrlALUOut_WB=0                                       Premise(F462)
	S473= CtrlA_MEM=0                                           Premise(F463)
	S474= CtrlA_WB=0                                            Premise(F464)
	S475= CtrlB_MEM=0                                           Premise(F465)
	S476= CtrlB_WB=0                                            Premise(F466)
	S477= CtrlICache=0                                          Premise(F467)
	S478= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S285,S477)
	S479= CtrlIMMU=0                                            Premise(F468)
	S480= CtrlIR_DMMU1=0                                        Premise(F469)
	S481= CtrlIR_DMMU2=0                                        Premise(F470)
	S482= CtrlIR_EX=0                                           Premise(F471)
	S483= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S290,S482)
	S484= CtrlIR_ID=0                                           Premise(F472)
	S485= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S292,S484)
	S486= CtrlIR_IMMU=0                                         Premise(F473)
	S487= CtrlIR_MEM=1                                          Premise(F474)
	S488= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S425,S487)
	S489= CtrlIR_WB=0                                           Premise(F475)
	S490= CtrlGPR=0                                             Premise(F476)
	S491= GPR[rS]=a                                             GPR-Hold(S297,S490)
	S492= CtrlIAddrReg=0                                        Premise(F477)
	S493= CtrlPC=0                                              Premise(F478)
	S494= CtrlPCInc=0                                           Premise(F479)
	S495= PC[CIA]=addr                                          PC-Hold(S301,S494)
	S496= PC[Out]=addr+4                                        PC-Hold(S302,S493,S494)
	S497= CtrlIMem=0                                            Premise(F480)
	S498= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S304,S497)
	S499= CtrlICacheReg=0                                       Premise(F481)
	S500= CtrlASIDIn=0                                          Premise(F482)
	S501= CtrlCP0=0                                             Premise(F483)
	S502= CP0[ASID]=pid                                         CP0-Hold(S308,S501)
	S503= CtrlEPCIn=0                                           Premise(F484)
	S504= CtrlExCodeIn=0                                        Premise(F485)
	S505= CtrlIRMux=0                                           Premise(F486)

MEM	S506= A_EX.Out=FU(a)                                        A_EX-Out(S465)
	S507= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S465)
	S508= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S465)
	S509= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S467)
	S510= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S467)
	S511= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S467)
	S512= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S469)
	S513= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S469)
	S514= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S469)
	S515= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S483)
	S516= IR_EX.Out31_26=12                                     IR_EX-Out(S483)
	S517= IR_EX.Out25_21=rS                                     IR_EX-Out(S483)
	S518= IR_EX.Out20_16=rD                                     IR_EX-Out(S483)
	S519= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S483)
	S520= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S485)
	S521= IR_ID.Out31_26=12                                     IR-Out(S485)
	S522= IR_ID.Out25_21=rS                                     IR-Out(S485)
	S523= IR_ID.Out20_16=rD                                     IR-Out(S485)
	S524= IR_ID.Out15_0=UIMM                                    IR-Out(S485)
	S525= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S488)
	S526= IR_MEM.Out31_26=12                                    IR_MEM-Out(S488)
	S527= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S488)
	S528= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S488)
	S529= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S488)
	S530= PC.CIA=addr                                           PC-Out(S495)
	S531= PC.CIA31_28=addr[31:28]                               PC-Out(S495)
	S532= PC.Out=addr+4                                         PC-Out(S496)
	S533= CP0.ASID=pid                                          CP0-Read-ASID(S502)
	S534= A_EX.Out=>ALU.A                                       Premise(F487)
	S535= ALU.A=FU(a)                                           Path(S506,S534)
	S536= B_EX.Out=>ALU.B                                       Premise(F488)
	S537= ALU.B={16{0},UIMM}                                    Path(S509,S536)
	S538= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F489)
	S539= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S512,S538)
	S540= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F490)
	S541= ALU.Out=>ALUOut_MEM.In                                Premise(F491)
	S542= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F492)
	S543= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F493)
	S544= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S512,S543)
	S545= FU.OutID1=>A_EX.In                                    Premise(F494)
	S546= A_MEM.Out=>A_WB.In                                    Premise(F495)
	S547= LIMMEXT.Out=>B_EX.In                                  Premise(F496)
	S548= B_MEM.Out=>B_WB.In                                    Premise(F497)
	S549= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F498)
	S550= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F499)
	S551= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F500)
	S552= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F501)
	S553= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F502)
	S554= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F503)
	S555= FU.Bub_ID=>CU_ID.Bub                                  Premise(F504)
	S556= FU.Halt_ID=>CU_ID.Halt                                Premise(F505)
	S557= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F506)
	S558= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F507)
	S559= FU.Bub_IF=>CU_IF.Bub                                  Premise(F508)
	S560= FU.Halt_IF=>CU_IF.Halt                                Premise(F509)
	S561= ICache.Hit=>CU_IF.ICacheHit                           Premise(F510)
	S562= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F511)
	S563= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F512)
	S564= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F513)
	S565= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F514)
	S566= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F515)
	S567= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F516)
	S568= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F517)
	S569= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F518)
	S570= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F519)
	S571= ICache.Hit=>FU.ICacheHit                              Premise(F520)
	S572= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F521)
	S573= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F522)
	S574= IR_EX.Out=>FU.IR_EX                                   Premise(F523)
	S575= FU.IR_EX={12,rS,rD,UIMM}                              Path(S515,S574)
	S576= IR_ID.Out=>FU.IR_ID                                   Premise(F524)
	S577= FU.IR_ID={12,rS,rD,UIMM}                              Path(S520,S576)
	S578= IR_MEM.Out=>FU.IR_MEM                                 Premise(F525)
	S579= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S525,S578)
	S580= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F526)
	S581= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F527)
	S582= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F528)
	S583= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F529)
	S584= ALU.Out=>FU.InEX                                      Premise(F530)
	S585= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F531)
	S586= FU.InEX_WReg=rD                                       Path(S518,S585)
	S587= GPR.Rdata1=>FU.InID1                                  Premise(F532)
	S588= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F533)
	S589= FU.InID1_RReg=rS                                      Path(S522,S588)
	S590= ALUOut_MEM.Out=>FU.InMEM                              Premise(F534)
	S591= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S512,S590)
	S592= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F535)
	S593= FU.InMEM_WReg=rD                                      Path(S528,S592)
	S594= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F536)
	S595= IR_ID.Out25_21=>GPR.RReg1                             Premise(F537)
	S596= GPR.RReg1=rS                                          Path(S522,S595)
	S597= GPR.Rdata1=a                                          GPR-Read(S596,S491)
	S598= FU.InID1=a                                            Path(S597,S587)
	S599= FU.OutID1=FU(a)                                       FU-Forward(S598)
	S600= A_EX.In=FU(a)                                         Path(S599,S545)
	S601= IR_WB.Out20_16=>GPR.WReg                              Premise(F538)
	S602= IMMU.Addr=>IAddrReg.In                                Premise(F539)
	S603= PC.Out=>ICache.IEA                                    Premise(F540)
	S604= ICache.IEA=addr+4                                     Path(S532,S603)
	S605= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S604)
	S606= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S605,S561)
	S607= FU.ICacheHit=ICacheHit(addr+4)                        Path(S605,S571)
	S608= ICache.Out=>ICacheReg.In                              Premise(F541)
	S609= PC.Out=>IMMU.IEA                                      Premise(F542)
	S610= IMMU.IEA=addr+4                                       Path(S532,S609)
	S611= CP0.ASID=>IMMU.PID                                    Premise(F543)
	S612= IMMU.PID=pid                                          Path(S533,S611)
	S613= IMMU.Addr={pid,addr+4}                                IMMU-Search(S612,S610)
	S614= IAddrReg.In={pid,addr+4}                              Path(S613,S602)
	S615= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S612,S610)
	S616= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S615,S562)
	S617= IR_MEM.Out=>IR_DMMU1.In                               Premise(F544)
	S618= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S525,S617)
	S619= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F545)
	S620= IR_ID.Out=>IR_EX.In                                   Premise(F546)
	S621= IR_EX.In={12,rS,rD,UIMM}                              Path(S520,S620)
	S622= ICache.Out=>IR_ID.In                                  Premise(F547)
	S623= ICache.Out=>IR_IMMU.In                                Premise(F548)
	S624= IR_EX.Out=>IR_MEM.In                                  Premise(F549)
	S625= IR_MEM.In={12,rS,rD,UIMM}                             Path(S515,S624)
	S626= IR_DMMU2.Out=>IR_WB.In                                Premise(F550)
	S627= IR_MEM.Out=>IR_WB.In                                  Premise(F551)
	S628= IR_WB.In={12,rS,rD,UIMM}                              Path(S525,S627)
	S629= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F552)
	S630= LIMMEXT.In=UIMM                                       Path(S524,S629)
	S631= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S630)
	S632= B_EX.In={16{0},UIMM}                                  Path(S631,S547)
	S633= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F553)
	S634= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F554)
	S635= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F555)
	S636= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F556)
	S637= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F557)
	S638= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F558)
	S639= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F559)
	S640= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F560)
	S641= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F561)
	S642= CU_EX.IRFunc1=rD                                      Path(S518,S641)
	S643= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F562)
	S644= CU_EX.IRFunc2=rS                                      Path(S517,S643)
	S645= IR_EX.Out31_26=>CU_EX.Op                              Premise(F563)
	S646= CU_EX.Op=12                                           Path(S516,S645)
	S647= CU_EX.Func=alu_add                                    CU_EX(S646)
	S648= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F564)
	S649= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F565)
	S650= CU_ID.IRFunc1=rD                                      Path(S523,S649)
	S651= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F566)
	S652= CU_ID.IRFunc2=rS                                      Path(S522,S651)
	S653= IR_ID.Out31_26=>CU_ID.Op                              Premise(F567)
	S654= CU_ID.Op=12                                           Path(S521,S653)
	S655= CU_ID.Func=alu_add                                    CU_ID(S654)
	S656= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F568)
	S657= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F569)
	S658= CU_MEM.IRFunc1=rD                                     Path(S528,S657)
	S659= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F570)
	S660= CU_MEM.IRFunc2=rS                                     Path(S527,S659)
	S661= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F571)
	S662= CU_MEM.Op=12                                          Path(S526,S661)
	S663= CU_MEM.Func=alu_add                                   CU_MEM(S662)
	S664= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F572)
	S665= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F573)
	S666= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F574)
	S667= IR_WB.Out31_26=>CU_WB.Op                              Premise(F575)
	S668= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F576)
	S669= CtrlA_EX=0                                            Premise(F577)
	S670= [A_EX]=FU(a)                                          A_EX-Hold(S465,S669)
	S671= CtrlB_EX=0                                            Premise(F578)
	S672= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S467,S671)
	S673= CtrlALUOut_MEM=0                                      Premise(F579)
	S674= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S469,S673)
	S675= CtrlALUOut_DMMU1=1                                    Premise(F580)
	S676= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Write(S539,S675)
	S677= CtrlALUOut_DMMU2=0                                    Premise(F581)
	S678= CtrlALUOut_WB=1                                       Premise(F582)
	S679= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Write(S544,S678)
	S680= CtrlA_MEM=0                                           Premise(F583)
	S681= CtrlA_WB=1                                            Premise(F584)
	S682= CtrlB_MEM=0                                           Premise(F585)
	S683= CtrlB_WB=1                                            Premise(F586)
	S684= CtrlICache=0                                          Premise(F587)
	S685= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S478,S684)
	S686= CtrlIMMU=0                                            Premise(F588)
	S687= CtrlIR_DMMU1=1                                        Premise(F589)
	S688= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Write(S618,S687)
	S689= CtrlIR_DMMU2=0                                        Premise(F590)
	S690= CtrlIR_EX=0                                           Premise(F591)
	S691= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S483,S690)
	S692= CtrlIR_ID=0                                           Premise(F592)
	S693= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S485,S692)
	S694= CtrlIR_IMMU=0                                         Premise(F593)
	S695= CtrlIR_MEM=0                                          Premise(F594)
	S696= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S488,S695)
	S697= CtrlIR_WB=1                                           Premise(F595)
	S698= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Write(S628,S697)
	S699= CtrlGPR=0                                             Premise(F596)
	S700= GPR[rS]=a                                             GPR-Hold(S491,S699)
	S701= CtrlIAddrReg=0                                        Premise(F597)
	S702= CtrlPC=0                                              Premise(F598)
	S703= CtrlPCInc=0                                           Premise(F599)
	S704= PC[CIA]=addr                                          PC-Hold(S495,S703)
	S705= PC[Out]=addr+4                                        PC-Hold(S496,S702,S703)
	S706= CtrlIMem=0                                            Premise(F600)
	S707= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S498,S706)
	S708= CtrlICacheReg=0                                       Premise(F601)
	S709= CtrlASIDIn=0                                          Premise(F602)
	S710= CtrlCP0=0                                             Premise(F603)
	S711= CP0[ASID]=pid                                         CP0-Hold(S502,S710)
	S712= CtrlEPCIn=0                                           Premise(F604)
	S713= CtrlExCodeIn=0                                        Premise(F605)
	S714= CtrlIRMux=0                                           Premise(F606)

WB	S715= A_EX.Out=FU(a)                                        A_EX-Out(S670)
	S716= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S670)
	S717= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S670)
	S718= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S672)
	S719= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S672)
	S720= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S672)
	S721= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S674)
	S722= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S674)
	S723= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S674)
	S724= ALUOut_DMMU1.Out=FU(a)&{16{0},UIMM}                   ALUOut_DMMU1-Out(S676)
	S725= ALUOut_DMMU1.Out1_0={FU(a)&{16{0},UIMM}}[1:0]         ALUOut_DMMU1-Out(S676)
	S726= ALUOut_DMMU1.Out4_0={FU(a)&{16{0},UIMM}}[4:0]         ALUOut_DMMU1-Out(S676)
	S727= ALUOut_WB.Out=FU(a)&{16{0},UIMM}                      ALUOut_WB-Out(S679)
	S728= ALUOut_WB.Out1_0={FU(a)&{16{0},UIMM}}[1:0]            ALUOut_WB-Out(S679)
	S729= ALUOut_WB.Out4_0={FU(a)&{16{0},UIMM}}[4:0]            ALUOut_WB-Out(S679)
	S730= IR_DMMU1.Out={12,rS,rD,UIMM}                          IR_DMMU1-Out(S688)
	S731= IR_DMMU1.Out31_26=12                                  IR_DMMU1-Out(S688)
	S732= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S688)
	S733= IR_DMMU1.Out20_16=rD                                  IR_DMMU1-Out(S688)
	S734= IR_DMMU1.Out15_0=UIMM                                 IR_DMMU1-Out(S688)
	S735= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S691)
	S736= IR_EX.Out31_26=12                                     IR_EX-Out(S691)
	S737= IR_EX.Out25_21=rS                                     IR_EX-Out(S691)
	S738= IR_EX.Out20_16=rD                                     IR_EX-Out(S691)
	S739= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S691)
	S740= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S693)
	S741= IR_ID.Out31_26=12                                     IR-Out(S693)
	S742= IR_ID.Out25_21=rS                                     IR-Out(S693)
	S743= IR_ID.Out20_16=rD                                     IR-Out(S693)
	S744= IR_ID.Out15_0=UIMM                                    IR-Out(S693)
	S745= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S696)
	S746= IR_MEM.Out31_26=12                                    IR_MEM-Out(S696)
	S747= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S696)
	S748= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S696)
	S749= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S696)
	S750= IR_WB.Out={12,rS,rD,UIMM}                             IR-Out(S698)
	S751= IR_WB.Out31_26=12                                     IR-Out(S698)
	S752= IR_WB.Out25_21=rS                                     IR-Out(S698)
	S753= IR_WB.Out20_16=rD                                     IR-Out(S698)
	S754= IR_WB.Out15_0=UIMM                                    IR-Out(S698)
	S755= PC.CIA=addr                                           PC-Out(S704)
	S756= PC.CIA31_28=addr[31:28]                               PC-Out(S704)
	S757= PC.Out=addr+4                                         PC-Out(S705)
	S758= CP0.ASID=pid                                          CP0-Read-ASID(S711)
	S759= A_EX.Out=>ALU.A                                       Premise(F847)
	S760= ALU.A=FU(a)                                           Path(S715,S759)
	S761= B_EX.Out=>ALU.B                                       Premise(F848)
	S762= ALU.B={16{0},UIMM}                                    Path(S718,S761)
	S763= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F849)
	S764= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S721,S763)
	S765= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F850)
	S766= ALUOut_DMMU2.In=FU(a)&{16{0},UIMM}                    Path(S724,S765)
	S767= ALU.Out=>ALUOut_MEM.In                                Premise(F851)
	S768= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F852)
	S769= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F853)
	S770= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S721,S769)
	S771= FU.OutID1=>A_EX.In                                    Premise(F854)
	S772= A_MEM.Out=>A_WB.In                                    Premise(F855)
	S773= LIMMEXT.Out=>B_EX.In                                  Premise(F856)
	S774= B_MEM.Out=>B_WB.In                                    Premise(F857)
	S775= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F858)
	S776= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F859)
	S777= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F860)
	S778= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F861)
	S779= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F862)
	S780= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F863)
	S781= FU.Bub_ID=>CU_ID.Bub                                  Premise(F864)
	S782= FU.Halt_ID=>CU_ID.Halt                                Premise(F865)
	S783= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F866)
	S784= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F867)
	S785= FU.Bub_IF=>CU_IF.Bub                                  Premise(F868)
	S786= FU.Halt_IF=>CU_IF.Halt                                Premise(F869)
	S787= ICache.Hit=>CU_IF.ICacheHit                           Premise(F870)
	S788= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F871)
	S789= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F872)
	S790= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F873)
	S791= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F874)
	S792= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F875)
	S793= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F876)
	S794= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F877)
	S795= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F878)
	S796= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F879)
	S797= ICache.Hit=>FU.ICacheHit                              Premise(F880)
	S798= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F881)
	S799= FU.IR_DMMU1={12,rS,rD,UIMM}                           Path(S730,S798)
	S800= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F882)
	S801= IR_EX.Out=>FU.IR_EX                                   Premise(F883)
	S802= FU.IR_EX={12,rS,rD,UIMM}                              Path(S735,S801)
	S803= IR_ID.Out=>FU.IR_ID                                   Premise(F884)
	S804= FU.IR_ID={12,rS,rD,UIMM}                              Path(S740,S803)
	S805= IR_MEM.Out=>FU.IR_MEM                                 Premise(F885)
	S806= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S745,S805)
	S807= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F886)
	S808= FU.InDMMU1=FU(a)&{16{0},UIMM}                         Path(S724,S807)
	S809= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F887)
	S810= FU.InDMMU1_WReg=rD                                    Path(S733,S809)
	S811= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F888)
	S812= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F889)
	S813= ALU.Out=>FU.InEX                                      Premise(F890)
	S814= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F891)
	S815= FU.InEX_WReg=rD                                       Path(S738,S814)
	S816= GPR.Rdata1=>FU.InID1                                  Premise(F892)
	S817= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F893)
	S818= FU.InID1_RReg=rS                                      Path(S742,S817)
	S819= ALUOut_MEM.Out=>FU.InMEM                              Premise(F894)
	S820= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S721,S819)
	S821= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F895)
	S822= FU.InMEM_WReg=rD                                      Path(S748,S821)
	S823= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F896)
	S824= FU.InWB_WReg=rD                                       Path(S753,S823)
	S825= IR_ID.Out25_21=>GPR.RReg1                             Premise(F897)
	S826= GPR.RReg1=rS                                          Path(S742,S825)
	S827= GPR.Rdata1=a                                          GPR-Read(S826,S700)
	S828= FU.InID1=a                                            Path(S827,S816)
	S829= FU.OutID1=FU(a)                                       FU-Forward(S828)
	S830= A_EX.In=FU(a)                                         Path(S829,S771)
	S831= IR_WB.Out20_16=>GPR.WReg                              Premise(F898)
	S832= GPR.WReg=rD                                           Path(S753,S831)
	S833= IMMU.Addr=>IAddrReg.In                                Premise(F899)
	S834= PC.Out=>ICache.IEA                                    Premise(F900)
	S835= ICache.IEA=addr+4                                     Path(S757,S834)
	S836= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S835)
	S837= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S836,S787)
	S838= FU.ICacheHit=ICacheHit(addr+4)                        Path(S836,S797)
	S839= ICache.Out=>ICacheReg.In                              Premise(F901)
	S840= PC.Out=>IMMU.IEA                                      Premise(F902)
	S841= IMMU.IEA=addr+4                                       Path(S757,S840)
	S842= CP0.ASID=>IMMU.PID                                    Premise(F903)
	S843= IMMU.PID=pid                                          Path(S758,S842)
	S844= IMMU.Addr={pid,addr+4}                                IMMU-Search(S843,S841)
	S845= IAddrReg.In={pid,addr+4}                              Path(S844,S833)
	S846= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S843,S841)
	S847= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S846,S788)
	S848= IR_MEM.Out=>IR_DMMU1.In                               Premise(F904)
	S849= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S745,S848)
	S850= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F905)
	S851= IR_DMMU2.In={12,rS,rD,UIMM}                           Path(S730,S850)
	S852= IR_ID.Out=>IR_EX.In                                   Premise(F906)
	S853= IR_EX.In={12,rS,rD,UIMM}                              Path(S740,S852)
	S854= ICache.Out=>IR_ID.In                                  Premise(F907)
	S855= ICache.Out=>IR_IMMU.In                                Premise(F908)
	S856= IR_EX.Out=>IR_MEM.In                                  Premise(F909)
	S857= IR_MEM.In={12,rS,rD,UIMM}                             Path(S735,S856)
	S858= IR_DMMU2.Out=>IR_WB.In                                Premise(F910)
	S859= IR_MEM.Out=>IR_WB.In                                  Premise(F911)
	S860= IR_WB.In={12,rS,rD,UIMM}                              Path(S745,S859)
	S861= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F912)
	S862= LIMMEXT.In=UIMM                                       Path(S744,S861)
	S863= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S862)
	S864= B_EX.In={16{0},UIMM}                                  Path(S863,S773)
	S865= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F913)
	S866= CU_DMMU1.IRFunc1=rD                                   Path(S733,S865)
	S867= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F914)
	S868= CU_DMMU1.IRFunc2=rS                                   Path(S732,S867)
	S869= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F915)
	S870= CU_DMMU1.Op=12                                        Path(S731,S869)
	S871= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S870)
	S872= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F916)
	S873= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F917)
	S874= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F918)
	S875= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F919)
	S876= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F920)
	S877= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F921)
	S878= CU_EX.IRFunc1=rD                                      Path(S738,S877)
	S879= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F922)
	S880= CU_EX.IRFunc2=rS                                      Path(S737,S879)
	S881= IR_EX.Out31_26=>CU_EX.Op                              Premise(F923)
	S882= CU_EX.Op=12                                           Path(S736,S881)
	S883= CU_EX.Func=alu_add                                    CU_EX(S882)
	S884= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F924)
	S885= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F925)
	S886= CU_ID.IRFunc1=rD                                      Path(S743,S885)
	S887= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F926)
	S888= CU_ID.IRFunc2=rS                                      Path(S742,S887)
	S889= IR_ID.Out31_26=>CU_ID.Op                              Premise(F927)
	S890= CU_ID.Op=12                                           Path(S741,S889)
	S891= CU_ID.Func=alu_add                                    CU_ID(S890)
	S892= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F928)
	S893= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F929)
	S894= CU_MEM.IRFunc1=rD                                     Path(S748,S893)
	S895= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F930)
	S896= CU_MEM.IRFunc2=rS                                     Path(S747,S895)
	S897= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F931)
	S898= CU_MEM.Op=12                                          Path(S746,S897)
	S899= CU_MEM.Func=alu_add                                   CU_MEM(S898)
	S900= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F932)
	S901= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F933)
	S902= CU_WB.IRFunc1=rD                                      Path(S753,S901)
	S903= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F934)
	S904= CU_WB.IRFunc2=rS                                      Path(S752,S903)
	S905= IR_WB.Out31_26=>CU_WB.Op                              Premise(F935)
	S906= CU_WB.Op=12                                           Path(S751,S905)
	S907= CU_WB.Func=alu_add                                    CU_WB(S906)
	S908= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F936)
	S909= CtrlA_EX=0                                            Premise(F937)
	S910= [A_EX]=FU(a)                                          A_EX-Hold(S670,S909)
	S911= CtrlB_EX=0                                            Premise(F938)
	S912= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S672,S911)
	S913= CtrlALUOut_MEM=0                                      Premise(F939)
	S914= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S674,S913)
	S915= CtrlALUOut_DMMU1=0                                    Premise(F940)
	S916= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Hold(S676,S915)
	S917= CtrlALUOut_DMMU2=0                                    Premise(F941)
	S918= CtrlALUOut_WB=0                                       Premise(F942)
	S919= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Hold(S679,S918)
	S920= CtrlA_MEM=0                                           Premise(F943)
	S921= CtrlA_WB=0                                            Premise(F944)
	S922= CtrlB_MEM=0                                           Premise(F945)
	S923= CtrlB_WB=0                                            Premise(F946)
	S924= CtrlICache=0                                          Premise(F947)
	S925= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S685,S924)
	S926= CtrlIMMU=0                                            Premise(F948)
	S927= CtrlIR_DMMU1=0                                        Premise(F949)
	S928= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Hold(S688,S927)
	S929= CtrlIR_DMMU2=0                                        Premise(F950)
	S930= CtrlIR_EX=0                                           Premise(F951)
	S931= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S691,S930)
	S932= CtrlIR_ID=0                                           Premise(F952)
	S933= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S693,S932)
	S934= CtrlIR_IMMU=0                                         Premise(F953)
	S935= CtrlIR_MEM=0                                          Premise(F954)
	S936= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S696,S935)
	S937= CtrlIR_WB=0                                           Premise(F955)
	S938= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Hold(S698,S937)
	S939= CtrlGPR=1                                             Premise(F956)
	S940= CtrlIAddrReg=0                                        Premise(F957)
	S941= CtrlPC=0                                              Premise(F958)
	S942= CtrlPCInc=0                                           Premise(F959)
	S943= PC[CIA]=addr                                          PC-Hold(S704,S942)
	S944= PC[Out]=addr+4                                        PC-Hold(S705,S941,S942)
	S945= CtrlIMem=0                                            Premise(F960)
	S946= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S707,S945)
	S947= CtrlICacheReg=0                                       Premise(F961)
	S948= CtrlASIDIn=0                                          Premise(F962)
	S949= CtrlCP0=0                                             Premise(F963)
	S950= CP0[ASID]=pid                                         CP0-Hold(S711,S949)
	S951= CtrlEPCIn=0                                           Premise(F964)
	S952= CtrlExCodeIn=0                                        Premise(F965)
	S953= CtrlIRMux=0                                           Premise(F966)

POST	S910= [A_EX]=FU(a)                                          A_EX-Hold(S670,S909)
	S912= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S672,S911)
	S914= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S674,S913)
	S916= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Hold(S676,S915)
	S919= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Hold(S679,S918)
	S925= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S685,S924)
	S928= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Hold(S688,S927)
	S931= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S691,S930)
	S933= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S693,S932)
	S936= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S696,S935)
	S938= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Hold(S698,S937)
	S943= PC[CIA]=addr                                          PC-Hold(S704,S942)
	S944= PC[Out]=addr+4                                        PC-Hold(S705,S941,S942)
	S946= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S707,S945)
	S950= CP0[ASID]=pid                                         CP0-Hold(S711,S949)

