# MASTER-SLAVE-INTERFACING
Usage of system verilog for modelling as well as verification of master slave communication through interfacing the clock and clocking block which reduces the chances of race around by allowing the setup and hold time in particular for verification purpose in simulation
# OUTPUT FOR THE DESIGN UNDER TEST WHICH JUST VERIFIES THE EDGE CASES ASSERTIONS AND INTERFACES AMONG THE MASTER AND SLAVE EXACTLY
![Screenshot 2025-01-20 224211](https://github.com/user-attachments/assets/942d5c0c-eecf-4b40-9d97-1e8211bc88f7)

