# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" \
"../../../../Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" \
"../../../../Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" \
"../../../../Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" \
"../../../../Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" \
"../../../../Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" \
"../../../../Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" \
"../../../../Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" \
"../../../../Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" \
"../../../../Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" \
"../../../../Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" \
"../../../../Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" \
"../../../../Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
