

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_171_6'
================================================================
* Date:           Fri Jun 13 23:25:29 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_171_6  |       10|       10|         2|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     67|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|    103|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln171_fu_65_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln174_fu_87_p2   |         +|   0|  0|  39|          32|          16|
    |icmp_ln171_fu_59_p2  |      icmp|   0|  0|  13|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  67|          41|          23|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |i_fu_30                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  1|   0|    1|          0|
    |ap_done_reg                      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |i_fu_30                          |  4|   0|    4|          0|
    |layer3_activations_addr_reg_104  |  4|   0|    4|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 11|   0|   11|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_171_6|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_171_6|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_171_6|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_171_6|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_171_6|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_171_6|  return value|
|layer3_activations_address0  |  out|    4|   ap_memory|                     layer3_activations|         array|
|layer3_activations_ce0       |  out|    1|   ap_memory|                     layer3_activations|         array|
|layer3_activations_we0       |  out|    1|   ap_memory|                     layer3_activations|         array|
|layer3_activations_d0        |  out|   32|   ap_memory|                     layer3_activations|         array|
|layer3_activations_address1  |  out|    4|   ap_memory|                     layer3_activations|         array|
|layer3_activations_ce1       |  out|    1|   ap_memory|                     layer3_activations|         array|
|layer3_activations_q1        |   in|   32|   ap_memory|                     layer3_activations|         array|
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:171]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln171 = store i4 0, i4 %i" [bnn.cpp:171]   --->   Operation 6 'store' 'store_ln171' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body73"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [bnn.cpp:171]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.73ns)   --->   "%icmp_ln171 = icmp_eq  i4 %i_2, i4 10" [bnn.cpp:171]   --->   Operation 9 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%add_ln171 = add i4 %i_2, i4 1" [bnn.cpp:171]   --->   Operation 10 'add' 'add_ln171' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.body73.split, void %for.body88.preheader.exitStub" [bnn.cpp:171]   --->   Operation 11 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i4 %i_2" [bnn.cpp:171]   --->   Operation 12 'zext' 'zext_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer3_activations_addr = getelementptr i32 %layer3_activations, i64 0, i64 %zext_ln171" [bnn.cpp:174]   --->   Operation 13 'getelementptr' 'layer3_activations_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%layer3_activations_load = load i4 %layer3_activations_addr" [bnn.cpp:174]   --->   Operation 14 'load' 'layer3_activations_load' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln171 = store i4 %add_ln171, i4 %i" [bnn.cpp:171]   --->   Operation 15 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln173 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:173]   --->   Operation 16 'specpipeline' 'specpipeline_ln173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [bnn.cpp:171]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [bnn.cpp:171]   --->   Operation 18 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer3_activations_load = load i4 %layer3_activations_addr" [bnn.cpp:174]   --->   Operation 19 'load' 'layer3_activations_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln174)   --->   "%shl_ln174 = shl i32 %layer3_activations_load, i32 1" [bnn.cpp:174]   --->   Operation 20 'shl' 'shl_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln174 = add i32 %shl_ln174, i32 4294950912" [bnn.cpp:174]   --->   Operation 21 'add' 'add_ln174' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln174 = store i32 %add_ln174, i4 %layer3_activations_addr" [bnn.cpp:174]   --->   Operation 22 'store' 'store_ln174' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.body73" [bnn.cpp:171]   --->   Operation 23 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer3_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
store_ln171             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_2                     (load             ) [ 000]
icmp_ln171              (icmp             ) [ 010]
add_ln171               (add              ) [ 000]
br_ln171                (br               ) [ 000]
zext_ln171              (zext             ) [ 000]
layer3_activations_addr (getelementptr    ) [ 011]
store_ln171             (store            ) [ 000]
specpipeline_ln173      (specpipeline     ) [ 000]
speclooptripcount_ln171 (speclooptripcount) [ 000]
specloopname_ln171      (specloopname     ) [ 000]
layer3_activations_load (load             ) [ 000]
shl_ln174               (shl              ) [ 000]
add_ln174               (add              ) [ 000]
store_ln174             (store            ) [ 000]
br_ln171                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer3_activations">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_activations"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="i_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="layer3_activations_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="4" slack="0"/>
<pin id="38" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_activations_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="4" slack="1"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="0" index="2" bw="0" slack="0"/>
<pin id="46" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="47" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="48" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="49" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer3_activations_load/1 store_ln174/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="store_ln171_store_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="1" slack="0"/>
<pin id="53" dir="0" index="1" bw="4" slack="0"/>
<pin id="54" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_2_load_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="icmp_ln171_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="4" slack="0"/>
<pin id="62" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="add_ln171_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="zext_ln171_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln171_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="shl_ln174_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln174/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="add_ln174_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="15" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="i_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="104" class="1005" name="layer3_activations_addr_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_activations_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="50"><net_src comp="34" pin="3"/><net_sink comp="41" pin=2"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="63"><net_src comp="56" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="69"><net_src comp="56" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="56" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="75"><net_src comp="71" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="80"><net_src comp="65" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="41" pin="7"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="81" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="87" pin="2"/><net_sink comp="41" pin=1"/></net>

<net id="97"><net_src comp="30" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="99"><net_src comp="94" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="100"><net_src comp="94" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="107"><net_src comp="34" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="41" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer3_activations | {2 }
 - Input state : 
	Port: feedforward_Pipeline_VITIS_LOOP_171_6 : layer3_activations | {1 2 }
  - Chain level:
	State 1
		store_ln171 : 1
		i_2 : 1
		icmp_ln171 : 2
		add_ln171 : 2
		br_ln171 : 3
		zext_ln171 : 2
		layer3_activations_addr : 3
		layer3_activations_load : 4
		store_ln171 : 3
	State 2
		shl_ln174 : 1
		add_ln174 : 1
		store_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln171_fu_65 |    0    |    13   |
|          |  add_ln174_fu_87 |    0    |    39   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln171_fu_59 |    0    |    13   |
|----------|------------------|---------|---------|
|   zext   | zext_ln171_fu_71 |    0    |    0    |
|----------|------------------|---------|---------|
|    shl   |  shl_ln174_fu_81 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    65   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|            i_reg_94           |    4   |
|layer3_activations_addr_reg_104|    4   |
+-------------------------------+--------+
|             Total             |    8   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_41 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    0   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   65   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |    8   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    8   |   74   |
+-----------+--------+--------+--------+
