{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643473415994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643473416005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 00:23:35 2022 " "Processing started: Sun Jan 30 00:23:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643473416005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473416005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Firtest -c Firtest " "Command: quartus_map --read_settings_files=on --write_settings_files=off Firtest -c Firtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473416005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643473416524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643473416524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/filter/firip.v" { { "Info" "ISGN_ENTITY_NAME" "1 firip " "Found entity 1: firip" {  } { { "ip/filter/firip.v" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ip/filter/firip/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (firip) " "Found design unit 1: dspba_library_package (firip)" {  } { { "ip/filter/firip/dspba_library_package.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file ip/filter/firip/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "ip/filter/firip/dspba_library.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426890 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "ip/filter/firip/dspba_library.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426890 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "ip/filter/firip/dspba_library.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426890 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "ip/filter/firip/dspba_library.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426890 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "ip/filter/firip/dspba_library.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426890 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "ip/filter/firip/dspba_library.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ip/filter/firip/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (firip) " "Found design unit 1: auk_dspip_math_pkg_hpfir (firip)" {  } { { "ip/filter/firip/auk_dspip_math_pkg_hpfir.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "ip/filter/firip/auk_dspip_math_pkg_hpfir.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ip/filter/firip/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (firip) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (firip)" {  } { { "ip/filter/firip/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/filter/firip/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "ip/filter/firip/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426898 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "ip/filter/firip/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/filter/firip/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "ip/filter/firip/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426901 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "ip/filter/firip/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/filter/firip/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "ip/filter/firip/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426904 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "ip/filter/firip/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/filter/firip/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "ip/filter/firip/auk_dspip_roundsat_hpfir.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426907 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "ip/filter/firip/auk_dspip_roundsat_hpfir.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/filter/firip/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ip/filter/firip/altera_avalon_sc_fifo.v" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip/firip_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/filter/firip/firip_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 firip_0002_rtl_core-normal " "Found design unit 1: firip_0002_rtl_core-normal" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426923 ""} { "Info" "ISGN_ENTITY_NAME" "1 firip_0002_rtl_core " "Found entity 1: firip_0002_rtl_core" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip/firip_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/filter/firip/firip_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 firip_0002_ast-struct " "Found design unit 1: firip_0002_ast-struct" {  } { { "ip/filter/firip/firip_0002_ast.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426926 ""} { "Info" "ISGN_ENTITY_NAME" "1 firip_0002_ast " "Found entity 1: firip_0002_ast" {  } { { "ip/filter/firip/firip_0002_ast.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/filter/firip/firip_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/filter/firip/firip_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 firip_0002-syn " "Found design unit 1: firip_0002-syn" {  } { { "ip/filter/firip/firip_0002.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426928 ""} { "Info" "ISGN_ENTITY_NAME" "1 firip_0002 " "Found entity 1: firip_0002" {  } { { "ip/filter/firip/firip_0002.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/firipcore.v 1 1 " "Found 1 design units, including 1 entities, in source file source/firipcore.v" { { "Info" "ISGN_ENTITY_NAME" "1 FirIPCore " "Found entity 1: FirIPCore" {  } { { "source/FirIPCore.v" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/source/FirIPCore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473426931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473426931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FirIPCore " "Elaborating entity \"FirIPCore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643473427044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firip firip:u0 " "Elaborating entity \"firip\" for hierarchy \"firip:u0\"" {  } { { "source/FirIPCore.v" "u0" { Text "J:/GIT/FPGA_MODULATOR/Firtest/source/FirIPCore.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firip_0002 firip:u0\|firip_0002:firip_inst " "Elaborating entity \"firip_0002\" for hierarchy \"firip:u0\|firip_0002:firip_inst\"" {  } { { "ip/filter/firip.v" "firip_inst" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427046 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig firip_0002.vhd(54) " "Verilog HDL or VHDL warning at firip_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "ip/filter/firip/firip_0002.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643473427047 "|FirIPCore|firip:u0|firip_0002:firip_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firip_0002_ast firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst " "Elaborating entity \"firip_0002_ast\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\"" {  } { { "ip/filter/firip/firip_0002.vhd" "firip_0002_ast_inst" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427048 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core firip_0002_ast.vhd(208) " "VHDL Signal Declaration warning at firip_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ip/filter/firip/firip_0002_ast.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643473427050 "|FirIPCore|firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "ip/filter/firip/firip_0002_ast.vhd" "sink" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "ip/filter/firip/firip_0002_ast.vhd" "source" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "ip/filter/firip/firip_0002_ast.vhd" "intf_ctrl" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firip_0002_rtl_core firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"firip_0002_rtl_core\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "ip/filter/firip/firip_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_20 " "Elaborating entity \"dspba_delay\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_20\"" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_20" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13\"" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "d_xIn_0_13" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13\"" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id1_q_13" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 854 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3 " "Parameter \"numwords_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427169 ""}  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 854 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643473427169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2in3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2in3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2in3 " "Found entity 1: altsyncram_2in3" {  } { { "db/altsyncram_2in3.tdf" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/db/altsyncram_2in3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473427226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473427226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2in3 firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_2in3:auto_generated " "Elaborating entity \"altsyncram_2in3\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_2in3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_50_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_50_component\"" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_50_component" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_50_component " "Elaborated megafunction instantiation \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_50_component\"" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 940 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_50_component " "Instantiated megafunction \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_50_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643473427278 ""}  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 940 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643473427278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_udu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_udu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_udu " "Found entity 1: mult_udu" {  } { { "db/mult_udu.tdf" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/db/mult_udu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643473427329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473427329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_udu firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_50_component\|mult_udu:auto_generated " "Elaborating entity \"mult_udu\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_50_component\|mult_udu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_wi0_r0_delayr1 " "Elaborating entity \"dspba_delay\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_wi0_r0_delayr1\"" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_delayr1" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15 " "Elaborating entity \"dspba_delay\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|firip_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15\"" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_delayr1_q_15" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"firip:u0\|firip_0002:firip_inst\|firip_0002_ast:firip_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "ip/filter/firip/firip_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473427730 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ip/filter/firip/firip_0002_rtl_core.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 1095 -1 0 } } { "ip/filter/firip/firip_0002_rtl_core.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 830 -1 0 } } { "ip/filter/firip/firip_0002_rtl_core.vhd" "" { Text "J:/GIT/FPGA_MODULATOR/Firtest/ip/filter/firip/firip_0002_rtl_core.vhd" 767 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1643473429929 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1643473429929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643473430503 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643473431542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643473432027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643473432027 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4047 " "Implemented 4047 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643473432385 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643473432385 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3905 " "Implemented 3905 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643473432385 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1643473432385 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "102 " "Implemented 102 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1643473432385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643473432385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643473432419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 30 00:23:52 2022 " "Processing ended: Sun Jan 30 00:23:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643473432419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643473432419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643473432419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643473432419 ""}
