12:32:47 INFO  : Registering command handlers for Vitis TCF services
12:32:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\HaccArcticFox\VitisProject\temp_xsdb_launch_script.tcl
12:32:51 INFO  : Platform repository initialization has completed.
12:32:52 INFO  : XSCT server has started successfully.
12:32:52 INFO  : plnx-install-location is set to ''
12:32:52 INFO  : Successfully done setting XSCT server connection channel  
12:32:55 INFO  : Successfully done setting workspace for the tool. 
12:32:55 INFO  : Successfully done query RDI_DATADIR 
12:36:20 INFO  : Result from executing command 'getProjects': HaccPL_wrapper
12:36:20 INFO  : Result from executing command 'getPlatforms': 
12:36:21 INFO  : Platform 'HaccPL_wrapper' is added to custom repositories.
12:36:35 INFO  : Platform 'HaccPL_wrapper' is added to custom repositories.
12:47:14 INFO  : Result from executing command 'getProjects': HaccPL_wrapper
12:47:14 INFO  : Result from executing command 'getPlatforms': HaccPL_wrapper|C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/HaccPL_wrapper.xpfm
12:50:18 INFO  : Checking for BSP changes to sync application flags for project 'HaccPS'...
17:21:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\HaccArcticFox\VitisProject\temp_xsdb_launch_script.tcl
17:21:21 INFO  : XSCT server has started successfully.
17:21:21 INFO  : plnx-install-location is set to ''
17:21:21 INFO  : Successfully done setting XSCT server connection channel  
17:21:21 INFO  : Successfully done setting workspace for the tool. 
17:21:25 INFO  : Platform repository initialization has completed.
17:21:27 INFO  : Registering command handlers for Vitis TCF services
17:21:32 INFO  : Successfully done query RDI_DATADIR 
17:24:29 INFO  : Hardware specification for platform project 'HaccPL_wrapper' is updated.
17:25:32 INFO  : Result from executing command 'getProjects': HaccPL_wrapper
17:25:32 INFO  : Result from executing command 'getPlatforms': HaccPL_wrapper|C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/HaccPL_wrapper.xpfm
17:25:57 INFO  : Checking for BSP changes to sync application flags for project 'HaccPS'...
17:26:26 INFO  : The hardware specfication used by project 'HaccPS' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:26:26 INFO  : The file 'C:\HaccArcticFox\VitisProject\HaccPS\_ide\bitstream\HaccPL_wrapper.bit' stored in project is removed.
17:26:26 INFO  : The updated bitstream files are copied from platform to folder 'C:\HaccArcticFox\VitisProject\HaccPS\_ide\bitstream' in project 'HaccPS'.
17:26:26 INFO  : The file 'C:\HaccArcticFox\VitisProject\HaccPS\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:26:34 INFO  : The updated ps init files are copied from platform to folder 'C:\HaccArcticFox\VitisProject\HaccPS\_ide\psinit' in project 'HaccPS'.
17:26:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3E3D6A' is selected.
17:26:38 INFO  : 'jtag frequency' command is executed.
17:26:38 INFO  : Context for 'APU' is selected.
17:26:38 INFO  : System reset is completed.
17:26:41 INFO  : 'after 3000' command is executed.
17:26:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}' command is executed.
17:26:42 INFO  : FPGA configured successfully with bitstream "C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit"
17:26:42 INFO  : Context for 'APU' is selected.
17:26:42 INFO  : Hardware design and registers information is loaded from 'C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa'.
17:26:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:42 INFO  : Context for 'APU' is selected.
17:26:42 INFO  : Sourcing of 'C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl' is done.
17:26:43 INFO  : 'ps7_init' command is executed.
17:26:43 INFO  : 'ps7_post_config' command is executed.
17:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:44 INFO  : The application 'C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}
fpga -file C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:44 INFO  : 'con' command is executed.
17:26:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:44 INFO  : Launch script is exported to file 'C:\HaccArcticFox\VitisProject\.sdk\launch_scripts\single_application_debug\debugger_haccps-default.tcl'
17:33:45 INFO  : Disconnected from the channel tcfchan#3.
17:33:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3E3D6A' is selected.
17:33:47 INFO  : 'jtag frequency' command is executed.
17:33:47 INFO  : Context for 'APU' is selected.
17:33:47 INFO  : System reset is completed.
17:33:50 INFO  : 'after 3000' command is executed.
17:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}' command is executed.
17:33:51 INFO  : FPGA configured successfully with bitstream "C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit"
17:33:51 INFO  : Context for 'APU' is selected.
17:33:51 INFO  : Hardware design and registers information is loaded from 'C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa'.
17:33:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:51 INFO  : Context for 'APU' is selected.
17:33:51 INFO  : Sourcing of 'C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl' is done.
17:33:52 INFO  : 'ps7_init' command is executed.
17:33:52 INFO  : 'ps7_post_config' command is executed.
17:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:53 INFO  : The application 'C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}
fpga -file C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:53 INFO  : 'con' command is executed.
17:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:53 INFO  : Launch script is exported to file 'C:\HaccArcticFox\VitisProject\.sdk\launch_scripts\single_application_debug\debugger_haccps-default.tcl'
17:34:54 INFO  : Checking for BSP changes to sync application flags for project 'HaccPS'...
17:35:02 INFO  : Disconnected from the channel tcfchan#4.
17:35:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3E3D6A' is selected.
17:35:04 INFO  : 'jtag frequency' command is executed.
17:35:04 INFO  : Context for 'APU' is selected.
17:35:04 INFO  : System reset is completed.
17:35:07 INFO  : 'after 3000' command is executed.
17:35:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}' command is executed.
17:35:08 INFO  : FPGA configured successfully with bitstream "C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit"
17:35:08 INFO  : Context for 'APU' is selected.
17:35:08 INFO  : Hardware design and registers information is loaded from 'C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa'.
17:35:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:08 INFO  : Context for 'APU' is selected.
17:35:08 INFO  : Sourcing of 'C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl' is done.
17:35:10 INFO  : 'ps7_init' command is executed.
17:35:10 INFO  : 'ps7_post_config' command is executed.
17:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:10 INFO  : The application 'C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}
fpga -file C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:10 INFO  : 'con' command is executed.
17:35:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:10 INFO  : Launch script is exported to file 'C:\HaccArcticFox\VitisProject\.sdk\launch_scripts\single_application_debug\debugger_haccps-default.tcl'
17:35:25 INFO  : Disconnected from the channel tcfchan#5.
17:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3E3D6A' is selected.
17:35:26 INFO  : 'jtag frequency' command is executed.
17:35:26 INFO  : Context for 'APU' is selected.
17:35:26 INFO  : System reset is completed.
17:35:30 INFO  : 'after 3000' command is executed.
17:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}' command is executed.
17:35:31 INFO  : FPGA configured successfully with bitstream "C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit"
17:35:31 INFO  : Context for 'APU' is selected.
17:35:31 INFO  : Hardware design and registers information is loaded from 'C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa'.
17:35:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:31 INFO  : Context for 'APU' is selected.
17:35:31 INFO  : Sourcing of 'C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl' is done.
17:35:33 INFO  : 'ps7_init' command is executed.
17:35:33 INFO  : 'ps7_post_config' command is executed.
17:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:33 INFO  : The application 'C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}
fpga -file C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:33 INFO  : 'con' command is executed.
17:35:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:33 INFO  : Launch script is exported to file 'C:\HaccArcticFox\VitisProject\.sdk\launch_scripts\single_application_debug\debugger_haccps-default.tcl'
17:35:41 INFO  : Checking for BSP changes to sync application flags for project 'HaccPS'...
17:35:47 INFO  : Disconnected from the channel tcfchan#6.
17:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3E3D6A' is selected.
17:35:48 INFO  : 'jtag frequency' command is executed.
17:35:48 INFO  : Context for 'APU' is selected.
17:35:48 INFO  : System reset is completed.
17:35:51 INFO  : 'after 3000' command is executed.
17:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}' command is executed.
17:35:53 INFO  : FPGA configured successfully with bitstream "C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit"
17:35:53 INFO  : Context for 'APU' is selected.
17:35:53 INFO  : Hardware design and registers information is loaded from 'C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa'.
17:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:53 INFO  : Context for 'APU' is selected.
17:35:53 INFO  : Sourcing of 'C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl' is done.
17:35:54 INFO  : 'ps7_init' command is executed.
17:35:54 INFO  : 'ps7_post_config' command is executed.
17:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:55 INFO  : The application 'C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}
fpga -file C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:55 INFO  : 'con' command is executed.
17:35:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:55 INFO  : Launch script is exported to file 'C:\HaccArcticFox\VitisProject\.sdk\launch_scripts\single_application_debug\debugger_haccps-default.tcl'
17:48:31 INFO  : Disconnected from the channel tcfchan#7.
17:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3E3D6A' is selected.
17:48:32 INFO  : 'jtag frequency' command is executed.
17:48:32 INFO  : Context for 'APU' is selected.
17:48:32 INFO  : System reset is completed.
17:48:35 INFO  : 'after 3000' command is executed.
17:48:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}' command is executed.
17:48:37 INFO  : FPGA configured successfully with bitstream "C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit"
17:48:37 INFO  : Context for 'APU' is selected.
17:48:37 INFO  : Hardware design and registers information is loaded from 'C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa'.
17:48:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:37 INFO  : Context for 'APU' is selected.
17:48:37 INFO  : Sourcing of 'C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl' is done.
17:48:38 INFO  : 'ps7_init' command is executed.
17:48:38 INFO  : 'ps7_post_config' command is executed.
17:48:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:39 INFO  : The application 'C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}
fpga -file C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:39 INFO  : 'con' command is executed.
17:48:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:39 INFO  : Launch script is exported to file 'C:\HaccArcticFox\VitisProject\.sdk\launch_scripts\single_application_debug\debugger_haccps-default.tcl'
17:49:48 INFO  : Disconnected from the channel tcfchan#8.
17:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3E3D6A' is selected.
17:49:50 INFO  : 'jtag frequency' command is executed.
17:49:50 INFO  : Context for 'APU' is selected.
17:49:50 INFO  : System reset is completed.
17:49:53 INFO  : 'after 3000' command is executed.
17:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}' command is executed.
17:49:54 INFO  : FPGA configured successfully with bitstream "C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit"
17:49:54 INFO  : Context for 'APU' is selected.
17:49:54 INFO  : Hardware design and registers information is loaded from 'C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa'.
17:49:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:54 INFO  : Context for 'APU' is selected.
17:49:54 INFO  : Sourcing of 'C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl' is done.
17:49:56 INFO  : 'ps7_init' command is executed.
17:49:56 INFO  : 'ps7_post_config' command is executed.
17:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:56 INFO  : The application 'C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}
fpga -file C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:57 INFO  : 'con' command is executed.
17:49:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:57 INFO  : Launch script is exported to file 'C:\HaccArcticFox\VitisProject\.sdk\launch_scripts\single_application_debug\debugger_haccps-default.tcl'
18:03:07 INFO  : Build configuration of system project is automatically updated to 'Release'.
18:03:07 INFO  : Checking for BSP changes to sync application flags for project 'HaccPS'...
18:03:16 INFO  : Build configuration of system project is automatically updated to 'Debug'.
18:03:16 INFO  : Checking for BSP changes to sync application flags for project 'HaccPS'...
18:03:25 INFO  : Disconnected from the channel tcfchan#9.
18:03:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3E3D6A' is selected.
18:03:26 INFO  : 'jtag frequency' command is executed.
18:03:26 INFO  : Context for 'APU' is selected.
18:03:26 INFO  : System reset is completed.
18:03:29 INFO  : 'after 3000' command is executed.
18:03:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}' command is executed.
18:03:31 INFO  : FPGA configured successfully with bitstream "C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit"
18:03:31 INFO  : Context for 'APU' is selected.
18:03:31 INFO  : Hardware design and registers information is loaded from 'C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa'.
18:03:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:31 INFO  : Context for 'APU' is selected.
18:03:31 INFO  : Sourcing of 'C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl' is done.
18:03:32 INFO  : 'ps7_init' command is executed.
18:03:32 INFO  : 'ps7_post_config' command is executed.
18:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:33 INFO  : The application 'C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}
fpga -file C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:33 INFO  : 'con' command is executed.
18:03:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:03:33 INFO  : Launch script is exported to file 'C:\HaccArcticFox\VitisProject\.sdk\launch_scripts\single_application_debug\debugger_haccps-default.tcl'
18:09:44 INFO  : Checking for BSP changes to sync application flags for project 'HaccPS'...
18:10:11 INFO  : Checking for BSP changes to sync application flags for project 'HaccPS'...
18:10:16 INFO  : Disconnected from the channel tcfchan#10.
18:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3E3D6A' is selected.
18:10:18 INFO  : 'jtag frequency' command is executed.
18:10:18 INFO  : Context for 'APU' is selected.
18:10:18 INFO  : System reset is completed.
18:10:21 INFO  : 'after 3000' command is executed.
18:10:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}' command is executed.
18:10:22 INFO  : FPGA configured successfully with bitstream "C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit"
18:10:22 INFO  : Context for 'APU' is selected.
18:10:22 INFO  : Hardware design and registers information is loaded from 'C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa'.
18:10:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:22 INFO  : Context for 'APU' is selected.
18:10:22 INFO  : Sourcing of 'C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl' is done.
18:10:23 INFO  : 'ps7_init' command is executed.
18:10:23 INFO  : 'ps7_post_config' command is executed.
18:10:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:24 INFO  : The application 'C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3E3D6A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3E3D6A-13722093-0"}
fpga -file C:/HaccArcticFox/VitisProject/HaccPS/_ide/bitstream/HaccPL_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/HaccArcticFox/VitisProject/HaccPL_wrapper/export/HaccPL_wrapper/hw/HaccPL_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/HaccArcticFox/VitisProject/HaccPS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/HaccArcticFox/VitisProject/HaccPS/Debug/HaccPS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:24 INFO  : 'con' command is executed.
18:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:24 INFO  : Launch script is exported to file 'C:\HaccArcticFox\VitisProject\.sdk\launch_scripts\single_application_debug\debugger_haccps-default.tcl'
18:13:58 INFO  : Checking for BSP changes to sync application flags for project 'HaccPS'...
18:17:36 INFO  : Checking for BSP changes to sync application flags for project 'HaccPS'...
