
---------- Begin Simulation Statistics ----------
final_tick                                 1719396500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224771                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715712                       # Number of bytes of host memory used
host_op_rate                                   224843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.20                       # Real time elapsed on the host
host_tick_rate                              113123129                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3416324                       # Number of instructions simulated
sim_ops                                       3417446                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001719                       # Number of seconds simulated
sim_ticks                                  1719396500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.499758                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   92490                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                92955                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4322                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            115307                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             186                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              164                       # Number of indirect misses.
system.cpu.branchPred.lookups                  173211                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         8799                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong          179                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect          186                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong         3033                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           25                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            6                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         3719                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         7737                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         2157                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         4361                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         7093                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8        10550                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9        12791                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         6673                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         6732                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         6101                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         4198                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         3876                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15         1562                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         2569                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         1423                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         2254                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19         2328                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          280                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          219                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          217                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          526                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28          260                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          343                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           95                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          160                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect         2909                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          214                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         3050                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          659                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6           42                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         5153                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          347                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9        14345                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10        11708                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         5943                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12        12071                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         8187                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         5536                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         3415                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         4601                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         2381                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         2231                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19         3090                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          992                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         2283                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          279                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          219                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          146                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          948                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        86704                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit           43                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          419                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                     237                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.wormholepredictor.whPredictorCorrect         8369                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.wormholepredictor.whPredictorWrong           84                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPredindirectMispredicted           72                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  13649416                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   314405                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4160                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     154288                       # Number of branches committed
system.cpu.commit.bw_lim_events                 95204                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          203736                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3416324                       # Number of instructions committed
system.cpu.commit.committedOps                3417446                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3389060                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.008376                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.334509                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       946409     27.93%     27.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2091947     61.73%     89.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       205157      6.05%     95.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49313      1.46%     97.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          343      0.01%     97.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          231      0.01%     97.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          105      0.00%     97.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          351      0.01%     97.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        95204      2.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3389060                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  123                       # Number of function calls committed.
system.cpu.commit.int_insts                   3263471                       # Number of committed integer instructions.
system.cpu.commit.loads                       1038149                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1494066     43.72%     43.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          100003      2.93%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     46.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1038149     30.38%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         785228     22.98%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3417446                       # Class of committed instruction
system.cpu.commit.refs                        1823377                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3416324                       # Number of Instructions Simulated
system.cpu.committedOps                       3417446                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.006577                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.006577                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2788323                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   168                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                88669                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3658797                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   162011                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     32725                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4417                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   648                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                429473                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      173211                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    340627                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3061501                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   631                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3799763                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            39                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    9164                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.050370                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             350796                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              92749                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.104970                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3416949                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.112675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.445697                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2682059     78.49%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    81480      2.38%     80.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    70458      2.06%     82.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   106389      3.11%     86.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    57626      1.69%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    56319      1.65%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    50010      1.46%     90.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    52632      1.54%     92.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   259976      7.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3416949                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           21845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4578                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   159961                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.014432                       # Inst execution rate
system.cpu.iew.exec_refs                      1867618                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     803640                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   30547                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1109188                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               191                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               838171                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3621172                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1063978                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4401                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3488423                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7868                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     9                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4417                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7885                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           749986                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           90                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        71039                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        52943                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            310                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2172                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2406                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3075818                       # num instructions consuming a value
system.cpu.iew.wb_count                       3485572                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.818775                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2518402                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.013603                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3485904                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4432468                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2468123                       # number of integer regfile writes
system.cpu.ipc                               0.993466                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.993466                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 3      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1521081     43.55%     43.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               100023      2.86%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     46.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1067784     30.57%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              803933     23.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3492824                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3492821                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10403644                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3485572                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3825187                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3621128                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3492824                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  44                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          203725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1047                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       662809                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3416949                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.022205                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.727743                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              738874     21.62%     21.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1987628     58.17%     79.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              570698     16.70%     96.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              115196      3.37%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4553      0.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3416949                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.015712                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            995815                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           572105                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1109188                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              838171                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4073166                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.numCycles                          3438794                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1198169                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2734888                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1589053                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   251750                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups              17543778                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3637243                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2903409                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    368897                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1752                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4417                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1592406                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   168521                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          4677131                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1310                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2572717                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               16                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6914908                       # The number of ROB reads
system.cpu.rob.rob_writes                     7270260                       # The number of ROB writes
system.cpu.timesIdled                             207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          665                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                406                       # Transaction distribution
system.membus.trans_dist::ReadExReq                56                       # Transaction distribution
system.membus.trans_dist::ReadExResp               56                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           407                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        29568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               463                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     463    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 463                       # Request fanout histogram
system.membus.reqLayer0.occupancy              575500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2442500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               476                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              56                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          122                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        11392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  42432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              534                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082397                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.275226                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    490     91.76%     91.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     44      8.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                534                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             463500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            270992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   17                       # number of demand (read+write) hits
system.l2.demand_hits::total                       62                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  45                       # number of overall hits
system.l2.overall_hits::.cpu.data                  17                       # number of overall hits
system.l2.overall_hits::total                      62                       # number of overall hits
system.l2.demand_misses::.cpu.inst                311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                161                       # number of demand (read+write) misses
system.l2.demand_misses::total                    472                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               311                       # number of overall misses
system.l2.overall_misses::.cpu.data               161                       # number of overall misses
system.l2.overall_misses::total                   472                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     13295500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         36678000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23382500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     13295500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        36678000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              178                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  534                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             178                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 534                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.904494                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.883895                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.904494                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.883895                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75184.887460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82580.745342                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77707.627119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75184.887460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82580.745342                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77707.627119                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               464                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              464                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20292500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     11216000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     31508500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20292500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     11216000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     31508500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.859551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.868914                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.859551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.868914                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65249.196141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73307.189542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67906.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65249.196141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73307.189542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67906.250000                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          121                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              121                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          121                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  56                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4994000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4994000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89178.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89178.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4434000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4434000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79178.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79178.571429                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23382500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23382500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75184.887460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75184.887460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20292500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20292500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65249.196141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65249.196141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8301500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8301500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.860656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79061.904762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79061.904762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6782000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6782000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.795082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.795082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69917.525773                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69917.525773                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   405.163592                       # Cycle average of tags in use
system.l2.tags.total_refs                         645                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       462                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.396104                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       264.739498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       140.424094                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.008079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.014099                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5702                       # Number of tag accesses
system.l2.tags.data_accesses                     5702                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          19776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              29568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        19776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19776                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 462                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          11501710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5695021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17196732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     11501710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11501710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         11501710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5695021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             17196732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000545500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1349                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         463                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       463                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3858000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                12539250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8332.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27082.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      379                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   463                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           76                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    374.736842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   253.576094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.495269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           15     19.74%     19.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           19     25.00%     44.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     19.74%     64.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      6.58%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      6.58%     77.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      3.95%     81.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      6.58%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9     11.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           76                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  29632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   29632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        17.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     17.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1719382000                       # Total gap between requests
system.mem_ctrls.avgGap                    3713568.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        19840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 11538932.410296287388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5695021.479920425452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      7634250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4905000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24626.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32058.82                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               192780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                91080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1263780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     135220800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         35131380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        630664320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          802564140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.770835                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1639272500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     57200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     22924000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               399840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               197340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2034900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     135220800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         36212100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        629754240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          803819220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.500789                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1636917500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     57200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     25279000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       340145                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           340145                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       340145                       # number of overall hits
system.cpu.icache.overall_hits::total          340145                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          482                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            482                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          482                       # number of overall misses
system.cpu.icache.overall_misses::total           482                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31677499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31677499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31677499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31677499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       340627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       340627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       340627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       340627                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001415                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001415                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001415                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001415                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65720.952282                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65720.952282                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65720.952282                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65720.952282                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          262                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          131                       # number of writebacks
system.cpu.icache.writebacks::total               131                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          126                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          126                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24417499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24417499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24417499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24417499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68588.480337                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68588.480337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68588.480337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68588.480337                       # average overall mshr miss latency
system.cpu.icache.replacements                    131                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       340145                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          340145                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          482                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           482                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31677499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31677499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       340627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       340627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001415                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001415                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65720.952282                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65720.952282                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          126                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24417499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24417499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68588.480337                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68588.480337                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           207.145628                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              340499                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            961.861582                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   207.145628                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.809163                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.809163                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            681608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           681608                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1097934                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1097934                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1097934                       # number of overall hits
system.cpu.dcache.overall_hits::total         1097934                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          709                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            709                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          709                       # number of overall misses
system.cpu.dcache.overall_misses::total           709                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     50298497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     50298497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     50298497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     50298497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1098643                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1098643                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1098643                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1098643                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000645                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000645                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70942.873061                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70942.873061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70942.873061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70942.873061                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          269                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.900000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          531                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          531                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          531                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          531                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13763998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13763998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13763998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13763998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000162                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000162                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000162                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000162                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77325.831461                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77325.831461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77325.831461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77325.831461                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       313237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          313237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          239                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           239                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14806500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14806500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       313476                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       313476                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000762                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000762                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61951.882845                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61951.882845                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          117                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8683500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8683500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71176.229508                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71176.229508                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       784697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         784697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35491997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35491997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       785167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       785167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75514.887234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75514.887234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          414                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          414                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5080498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5080498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90723.178571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90723.178571                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        30500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        30500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        30500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        30500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           162.290434                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1098139                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           6169.320225                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            161000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   162.290434                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.158487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.158487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          163                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.173828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2197520                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2197520                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1719396500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1719396500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
