create_clock -name clk -period 20 [get_ports {clk}]

create_clock -name cmos_clk -period 15.38 [get_ports {cmos_pclk}]




derive_pll_clocks -create_base_clocks


set_false_path -from [get_clocks {cmos_clk}] -to [get_clocks {sdbmp_dut|sys_pll_m0|altpll_component|auto_generated|pll1|clk[1]}]
set_false_path -from [get_clocks {sdbmp_dut|sys_pll_m0|altpll_component|auto_generated|pll1|clk[1]}] -to [get_clocks {cmos_clk}]

set_false_path -from [get_clocks {video_pll_m0|altpll_component|auto_generated|pll1|clk[0]}] -to [get_clocks {sdbmp_dut|sys_pll_m0|altpll_component|auto_generated|pll1|clk[1]}]
set_false_path -from [get_clocks {sdbmp_dut|sys_pll_m0|altpll_component|auto_generated|pll1|clk[1]}] -to [get_clocks {video_pll_m0|altpll_component|auto_generated|pll1|clk[0]}]