#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x146f081d0 .scope module, "memory8x8_tb" "memory8x8_tb" 2 7;
 .timescale -9 -12;
v0x146f59010_0 .var "address", 2 0;
v0x146f590a0_0 .var "data_in", 7 0;
RS_0x148029ab0 .resolv tri, L_0x146f5b2f0, L_0x146f5e440, L_0x146f61420, L_0x146f642a0, L_0x146f67280, L_0x146f6a290, L_0x146f6d290, L_0x146f70440;
v0x146f59130_0 .net8 "data_out", 7 0, RS_0x148029ab0;  8 drivers
v0x146f591c0_0 .var "rw", 0 0;
v0x146f59250_0 .var "select", 0 0;
S_0x146f08340 .scope module, "uut" "memory8x8" 2 17, 3 116 0, S_0x146f081d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "rw";
    .port_info 4 /OUTPUT 8 "data_out";
v0x146f58ab0_0 .net "address", 2 0, v0x146f59010_0;  1 drivers
v0x146f58b40_0 .net "data_in", 7 0, v0x146f590a0_0;  1 drivers
v0x146f58cd0_0 .net8 "data_out", 7 0, RS_0x148029ab0;  alias, 8 drivers
v0x146f58e60_0 .net "rw", 0 0, v0x146f591c0_0;  1 drivers
v0x146f58ef0_0 .net "select", 0 0, v0x146f59250_0;  1 drivers
v0x146f58f80_0 .net "word_select", 7 0, L_0x146f5a190;  1 drivers
L_0x146f59f30 .part v0x146f59010_0, 2, 1;
L_0x146f59fd0 .part v0x146f59010_0, 1, 1;
L_0x146f5a070 .part v0x146f59010_0, 0, 1;
LS_0x146f5a190_0_0 .concat8 [ 1 1 1 1], L_0x146f59530, L_0x146f596b0, L_0x146f597d0, L_0x146f598f0;
LS_0x146f5a190_0_4 .concat8 [ 1 1 1 1], L_0x146f599d0, L_0x146f59b80, L_0x146f59cf0, L_0x146f59e60;
L_0x146f5a190 .concat8 [ 4 4 0 0], LS_0x146f5a190_0_0, LS_0x146f5a190_0_4;
L_0x146f5d500 .part L_0x146f5a190, 0, 1;
L_0x146f60520 .part L_0x146f5a190, 1, 1;
L_0x146f63320 .part L_0x146f5a190, 2, 1;
L_0x146f66380 .part L_0x146f5a190, 3, 1;
L_0x146f69380 .part L_0x146f5a190, 4, 1;
L_0x146f6c390 .part L_0x146f5a190, 5, 1;
L_0x146f6f490 .part L_0x146f5a190, 6, 1;
L_0x146f72540 .part L_0x146f5a190, 7, 1;
S_0x146f0f6d0 .scope module, "decoder" "decoder3to8" 3 128, 3 76 0, S_0x146f08340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "adr2";
    .port_info 1 /INPUT 1 "adr1";
    .port_info 2 /INPUT 1 "adr0";
    .port_info 3 /INPUT 1 "select";
    .port_info 4 /OUTPUT 1 "Z0";
    .port_info 5 /OUTPUT 1 "Z1";
    .port_info 6 /OUTPUT 1 "Z2";
    .port_info 7 /OUTPUT 1 "Z3";
    .port_info 8 /OUTPUT 1 "Z4";
    .port_info 9 /OUTPUT 1 "Z5";
    .port_info 10 /OUTPUT 1 "Z6";
    .port_info 11 /OUTPUT 1 "Z7";
L_0x146f59360 .functor NOT 1, L_0x146f59f30, C4<0>, C4<0>, C4<0>;
L_0x146f593d0 .functor NOT 1, L_0x146f59fd0, C4<0>, C4<0>, C4<0>;
L_0x146f59460 .functor NOT 1, L_0x146f5a070, C4<0>, C4<0>, C4<0>;
L_0x146f59530 .functor AND 1, v0x146f59250_0, L_0x146f59360, L_0x146f593d0, L_0x146f59460;
L_0x146f596b0 .functor AND 1, v0x146f59250_0, L_0x146f59360, L_0x146f593d0, L_0x146f5a070;
L_0x146f597d0 .functor AND 1, v0x146f59250_0, L_0x146f59360, L_0x146f59fd0, L_0x146f59460;
L_0x146f598f0 .functor AND 1, v0x146f59250_0, L_0x146f59360, L_0x146f59fd0, L_0x146f5a070;
L_0x146f599d0 .functor AND 1, v0x146f59250_0, L_0x146f59f30, L_0x146f593d0, L_0x146f59460;
L_0x146f59b80 .functor AND 1, v0x146f59250_0, L_0x146f59f30, L_0x146f593d0, L_0x146f5a070;
L_0x146f59cf0 .functor AND 1, v0x146f59250_0, L_0x146f59f30, L_0x146f59fd0, L_0x146f59460;
L_0x146f59e60 .functor AND 1, v0x146f59250_0, L_0x146f59f30, L_0x146f59fd0, L_0x146f5a070;
v0x146f0cb70_0 .net "Z0", 0 0, L_0x146f59530;  1 drivers
v0x146f220d0_0 .net "Z1", 0 0, L_0x146f596b0;  1 drivers
v0x146f22170_0 .net "Z2", 0 0, L_0x146f597d0;  1 drivers
v0x146f22200_0 .net "Z3", 0 0, L_0x146f598f0;  1 drivers
v0x146f222a0_0 .net "Z4", 0 0, L_0x146f599d0;  1 drivers
v0x146f22380_0 .net "Z5", 0 0, L_0x146f59b80;  1 drivers
v0x146f22420_0 .net "Z6", 0 0, L_0x146f59cf0;  1 drivers
v0x146f224c0_0 .net "Z7", 0 0, L_0x146f59e60;  1 drivers
v0x146f22560_0 .net "adr0", 0 0, L_0x146f5a070;  1 drivers
v0x146f22670_0 .net "adr1", 0 0, L_0x146f59fd0;  1 drivers
v0x146f22700_0 .net "adr2", 0 0, L_0x146f59f30;  1 drivers
v0x146f227a0_0 .net "notadr0", 0 0, L_0x146f59460;  1 drivers
v0x146f22840_0 .net "notadr1", 0 0, L_0x146f593d0;  1 drivers
v0x146f228e0_0 .net "notadr2", 0 0, L_0x146f59360;  1 drivers
v0x146f22980_0 .net "select", 0 0, v0x146f59250_0;  alias, 1 drivers
S_0x146f22b40 .scope module, "word0" "word8bit" 3 144, 3 6 0, S_0x146f08340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x146f293c0_0 .net "data_in", 7 0, v0x146f590a0_0;  alias, 1 drivers
v0x146f29480_0 .net8 "data_out", 7 0, RS_0x148029ab0;  alias, 8 drivers
v0x146f29520_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f296d0_0 .net "sel", 0 0, L_0x146f5d500;  1 drivers
L_0x146f5a850 .part v0x146f590a0_0, 0, 1;
L_0x146f5add0 .part v0x146f590a0_0, 1, 1;
L_0x146f5b490 .part v0x146f590a0_0, 2, 1;
L_0x146f5ba70 .part v0x146f590a0_0, 3, 1;
L_0x146f5c030 .part v0x146f590a0_0, 4, 1;
L_0x146f5c600 .part v0x146f590a0_0, 5, 1;
L_0x146f5cbc0 .part v0x146f590a0_0, 6, 1;
L_0x146f5b210 .part v0x146f590a0_0, 7, 1;
LS_0x146f5b2f0_0_0 .concat8 [ 1 1 1 1], L_0x146f5a760, L_0x146f5acc0, L_0x146f297d0, L_0x146f5b960;
LS_0x146f5b2f0_0_4 .concat8 [ 1 1 1 1], L_0x146f5bf20, L_0x146f5c4f0, L_0x146f5cab0, L_0x146f5d1a0;
L_0x146f5b2f0 .concat8 [ 4 4 0 0], LS_0x146f5b2f0_0_0, LS_0x146f5b2f0_0_4;
S_0x146f22d00 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x146f22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5a3b0 .functor NAND 1, L_0x146f5a850, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5a600 .functor NAND 1, L_0x146f5a3b0, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5a6f0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5a760 .functor AND 1, L_0x146f5a460, L_0x146f5d500, L_0x146f5a6f0, C4<1>;
v0x146f23460_0 .net "C1", 0 0, L_0x146f5a3b0;  1 drivers
v0x146f23500_0 .net "C2", 0 0, L_0x146f5a600;  1 drivers
v0x146f235b0_0 .net "C3", 0 0, L_0x146f5a6f0;  1 drivers
v0x146f23660_0 .net "TempOut", 0 0, L_0x146f5a460;  1 drivers
v0x146f23710_0 .net "data", 0 0, L_0x146f5a850;  1 drivers
v0x146f237e0_0 .net "out", 0 0, L_0x146f5a760;  1 drivers
v0x146f23870_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f23900_0 .net "sel", 0 0, L_0x146f5d500;  alias, 1 drivers
S_0x146f22f40 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f22d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5a460 .functor NAND 1, L_0x146f5a3b0, L_0x146f5a510, C4<1>, C4<1>;
L_0x146f5a510 .functor NAND 1, L_0x146f5a600, L_0x146f5a460, C4<1>, C4<1>;
v0x146f23170_0 .net "C2", 0 0, L_0x146f5a510;  1 drivers
v0x146f23220_0 .net "In1", 0 0, L_0x146f5a3b0;  alias, 1 drivers
v0x146f232c0_0 .net "In2", 0 0, L_0x146f5a600;  alias, 1 drivers
v0x146f23370_0 .net "OutSR", 0 0, L_0x146f5a460;  alias, 1 drivers
S_0x146f239e0 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x146f22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5a8f0 .functor NAND 1, L_0x146f5add0, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5ab60 .functor NAND 1, L_0x146f5a8f0, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5ac50 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5acc0 .functor AND 1, L_0x146f5a9a0, L_0x146f5d500, L_0x146f5ac50, C4<1>;
v0x146f24130_0 .net "C1", 0 0, L_0x146f5a8f0;  1 drivers
v0x146f241d0_0 .net "C2", 0 0, L_0x146f5ab60;  1 drivers
v0x146f24280_0 .net "C3", 0 0, L_0x146f5ac50;  1 drivers
v0x146f24330_0 .net "TempOut", 0 0, L_0x146f5a9a0;  1 drivers
v0x146f243e0_0 .net "data", 0 0, L_0x146f5add0;  1 drivers
v0x146f244b0_0 .net "out", 0 0, L_0x146f5acc0;  1 drivers
v0x146f24540_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f245d0_0 .net "sel", 0 0, L_0x146f5d500;  alias, 1 drivers
S_0x146f23c10 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f239e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5a9a0 .functor NAND 1, L_0x146f5a8f0, L_0x146f5aa50, C4<1>, C4<1>;
L_0x146f5aa50 .functor NAND 1, L_0x146f5ab60, L_0x146f5a9a0, C4<1>, C4<1>;
v0x146f23e40_0 .net "C2", 0 0, L_0x146f5aa50;  1 drivers
v0x146f23ef0_0 .net "In1", 0 0, L_0x146f5a8f0;  alias, 1 drivers
v0x146f23f90_0 .net "In2", 0 0, L_0x146f5ab60;  alias, 1 drivers
v0x146f24040_0 .net "OutSR", 0 0, L_0x146f5a9a0;  alias, 1 drivers
S_0x146f246b0 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x146f22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5aeb0 .functor NAND 1, L_0x146f5b490, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5b120 .functor NAND 1, L_0x146f5aeb0, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f29760 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f297d0 .functor AND 1, L_0x146f5af60, L_0x146f5d500, L_0x146f29760, C4<1>;
v0x146f24e10_0 .net "C1", 0 0, L_0x146f5aeb0;  1 drivers
v0x146f24eb0_0 .net "C2", 0 0, L_0x146f5b120;  1 drivers
v0x146f24f60_0 .net "C3", 0 0, L_0x146f29760;  1 drivers
v0x146f25010_0 .net "TempOut", 0 0, L_0x146f5af60;  1 drivers
v0x146f250c0_0 .net "data", 0 0, L_0x146f5b490;  1 drivers
v0x146f25190_0 .net "out", 0 0, L_0x146f297d0;  1 drivers
v0x146f25220_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f252f0_0 .net "sel", 0 0, L_0x146f5d500;  alias, 1 drivers
S_0x146f248f0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f246b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5af60 .functor NAND 1, L_0x146f5aeb0, L_0x146f5b010, C4<1>, C4<1>;
L_0x146f5b010 .functor NAND 1, L_0x146f5b120, L_0x146f5af60, C4<1>, C4<1>;
v0x146f24b20_0 .net "C2", 0 0, L_0x146f5b010;  1 drivers
v0x146f24bd0_0 .net "In1", 0 0, L_0x146f5aeb0;  alias, 1 drivers
v0x146f24c70_0 .net "In2", 0 0, L_0x146f5b120;  alias, 1 drivers
v0x146f24d20_0 .net "OutSR", 0 0, L_0x146f5af60;  alias, 1 drivers
S_0x146f253c0 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x146f22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5b570 .functor NAND 1, L_0x146f5ba70, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5b800 .functor NAND 1, L_0x146f5b570, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5b8f0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5b960 .functor AND 1, L_0x146f5b620, L_0x146f5d500, L_0x146f5b8f0, C4<1>;
v0x146f25b00_0 .net "C1", 0 0, L_0x146f5b570;  1 drivers
v0x146f25ba0_0 .net "C2", 0 0, L_0x146f5b800;  1 drivers
v0x146f25c50_0 .net "C3", 0 0, L_0x146f5b8f0;  1 drivers
v0x146f25d00_0 .net "TempOut", 0 0, L_0x146f5b620;  1 drivers
v0x146f25db0_0 .net "data", 0 0, L_0x146f5ba70;  1 drivers
v0x146f25e80_0 .net "out", 0 0, L_0x146f5b960;  1 drivers
v0x146f25f10_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f25fa0_0 .net "sel", 0 0, L_0x146f5d500;  alias, 1 drivers
S_0x146f255e0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f253c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5b620 .functor NAND 1, L_0x146f5b570, L_0x146f5b6f0, C4<1>, C4<1>;
L_0x146f5b6f0 .functor NAND 1, L_0x146f5b800, L_0x146f5b620, C4<1>, C4<1>;
v0x146f25810_0 .net "C2", 0 0, L_0x146f5b6f0;  1 drivers
v0x146f258c0_0 .net "In1", 0 0, L_0x146f5b570;  alias, 1 drivers
v0x146f25960_0 .net "In2", 0 0, L_0x146f5b800;  alias, 1 drivers
v0x146f25a10_0 .net "OutSR", 0 0, L_0x146f5b620;  alias, 1 drivers
S_0x146f26060 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x146f22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5bb50 .functor NAND 1, L_0x146f5c030, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5bdc0 .functor NAND 1, L_0x146f5bb50, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5beb0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5bf20 .functor AND 1, L_0x146f5bc00, L_0x146f5d500, L_0x146f5beb0, C4<1>;
v0x146f267d0_0 .net "C1", 0 0, L_0x146f5bb50;  1 drivers
v0x146f26870_0 .net "C2", 0 0, L_0x146f5bdc0;  1 drivers
v0x146f26920_0 .net "C3", 0 0, L_0x146f5beb0;  1 drivers
v0x146f269d0_0 .net "TempOut", 0 0, L_0x146f5bc00;  1 drivers
v0x146f26a80_0 .net "data", 0 0, L_0x146f5c030;  1 drivers
v0x146f26b50_0 .net "out", 0 0, L_0x146f5bf20;  1 drivers
v0x146f26be0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f26cf0_0 .net "sel", 0 0, L_0x146f5d500;  alias, 1 drivers
S_0x146f262c0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f26060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5bc00 .functor NAND 1, L_0x146f5bb50, L_0x146f5bcb0, C4<1>, C4<1>;
L_0x146f5bcb0 .functor NAND 1, L_0x146f5bdc0, L_0x146f5bc00, C4<1>, C4<1>;
v0x146f264f0_0 .net "C2", 0 0, L_0x146f5bcb0;  1 drivers
v0x146f26590_0 .net "In1", 0 0, L_0x146f5bb50;  alias, 1 drivers
v0x146f26630_0 .net "In2", 0 0, L_0x146f5bdc0;  alias, 1 drivers
v0x146f266e0_0 .net "OutSR", 0 0, L_0x146f5bc00;  alias, 1 drivers
S_0x146f26e00 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x146f22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5c140 .functor NAND 1, L_0x146f5c600, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5c390 .functor NAND 1, L_0x146f5c140, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5c480 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5c4f0 .functor AND 1, L_0x146f5c1f0, L_0x146f5d500, L_0x146f5c480, C4<1>;
v0x146f27500_0 .net "C1", 0 0, L_0x146f5c140;  1 drivers
v0x146f275a0_0 .net "C2", 0 0, L_0x146f5c390;  1 drivers
v0x146f27650_0 .net "C3", 0 0, L_0x146f5c480;  1 drivers
v0x146f27700_0 .net "TempOut", 0 0, L_0x146f5c1f0;  1 drivers
v0x146f277b0_0 .net "data", 0 0, L_0x146f5c600;  1 drivers
v0x146f27880_0 .net "out", 0 0, L_0x146f5c4f0;  1 drivers
v0x146f27910_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f279a0_0 .net "sel", 0 0, L_0x146f5d500;  alias, 1 drivers
S_0x146f27020 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f26e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5c1f0 .functor NAND 1, L_0x146f5c140, L_0x146f5c2a0, C4<1>, C4<1>;
L_0x146f5c2a0 .functor NAND 1, L_0x146f5c390, L_0x146f5c1f0, C4<1>, C4<1>;
v0x146f27230_0 .net "C2", 0 0, L_0x146f5c2a0;  1 drivers
v0x146f272c0_0 .net "In1", 0 0, L_0x146f5c140;  alias, 1 drivers
v0x146f27360_0 .net "In2", 0 0, L_0x146f5c390;  alias, 1 drivers
v0x146f27410_0 .net "OutSR", 0 0, L_0x146f5c1f0;  alias, 1 drivers
S_0x146f27a60 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x146f22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5c6e0 .functor NAND 1, L_0x146f5cbc0, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5c950 .functor NAND 1, L_0x146f5c6e0, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5ca40 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5cab0 .functor AND 1, L_0x146f5c790, L_0x146f5d500, L_0x146f5ca40, C4<1>;
v0x146f281b0_0 .net "C1", 0 0, L_0x146f5c6e0;  1 drivers
v0x146f28250_0 .net "C2", 0 0, L_0x146f5c950;  1 drivers
v0x146f28300_0 .net "C3", 0 0, L_0x146f5ca40;  1 drivers
v0x146f283b0_0 .net "TempOut", 0 0, L_0x146f5c790;  1 drivers
v0x146f28460_0 .net "data", 0 0, L_0x146f5cbc0;  1 drivers
v0x146f28530_0 .net "out", 0 0, L_0x146f5cab0;  1 drivers
v0x146f285c0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f28650_0 .net "sel", 0 0, L_0x146f5d500;  alias, 1 drivers
S_0x146f27c80 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f27a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5c790 .functor NAND 1, L_0x146f5c6e0, L_0x146f5c840, C4<1>, C4<1>;
L_0x146f5c840 .functor NAND 1, L_0x146f5c950, L_0x146f5c790, C4<1>, C4<1>;
v0x146f27ec0_0 .net "C2", 0 0, L_0x146f5c840;  1 drivers
v0x146f27f70_0 .net "In1", 0 0, L_0x146f5c6e0;  alias, 1 drivers
v0x146f28010_0 .net "In2", 0 0, L_0x146f5c950;  alias, 1 drivers
v0x146f280c0_0 .net "OutSR", 0 0, L_0x146f5c790;  alias, 1 drivers
S_0x146f28710 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x146f22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f58c10 .functor NAND 1, L_0x146f5b210, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5d040 .functor NAND 1, L_0x146f58c10, L_0x146f5d500, v0x146f591c0_0, C4<1>;
L_0x146f5d130 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5d1a0 .functor AND 1, L_0x146f5cea0, L_0x146f5d500, L_0x146f5d130, C4<1>;
v0x146f28e60_0 .net "C1", 0 0, L_0x146f58c10;  1 drivers
v0x146f28f00_0 .net "C2", 0 0, L_0x146f5d040;  1 drivers
v0x146f28fb0_0 .net "C3", 0 0, L_0x146f5d130;  1 drivers
v0x146f29060_0 .net "TempOut", 0 0, L_0x146f5cea0;  1 drivers
v0x146f29110_0 .net "data", 0 0, L_0x146f5b210;  1 drivers
v0x146f291e0_0 .net "out", 0 0, L_0x146f5d1a0;  1 drivers
v0x146f29270_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f29300_0 .net "sel", 0 0, L_0x146f5d500;  alias, 1 drivers
S_0x146f28930 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f28710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5cea0 .functor NAND 1, L_0x146f58c10, L_0x146f5cf50, C4<1>, C4<1>;
L_0x146f5cf50 .functor NAND 1, L_0x146f5d040, L_0x146f5cea0, C4<1>, C4<1>;
v0x146f28b70_0 .net "C2", 0 0, L_0x146f5cf50;  1 drivers
v0x146f28c20_0 .net "In1", 0 0, L_0x146f58c10;  alias, 1 drivers
v0x146f28cc0_0 .net "In2", 0 0, L_0x146f5d040;  alias, 1 drivers
v0x146f28d70_0 .net "OutSR", 0 0, L_0x146f5cea0;  alias, 1 drivers
S_0x146f29860 .scope module, "word1" "word8bit" 3 151, 3 6 0, S_0x146f08340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x146f30170_0 .net "data_in", 7 0, v0x146f590a0_0;  alias, 1 drivers
v0x146f30200_0 .net8 "data_out", 7 0, RS_0x148029ab0;  alias, 8 drivers
v0x146f30290_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f30340_0 .net "sel", 0 0, L_0x146f60520;  1 drivers
L_0x146f5da40 .part v0x146f590a0_0, 0, 1;
L_0x146f5df80 .part v0x146f590a0_0, 1, 1;
L_0x146f5e5e0 .part v0x146f590a0_0, 2, 1;
L_0x146f5eba0 .part v0x146f590a0_0, 3, 1;
L_0x146f5f160 .part v0x146f590a0_0, 4, 1;
L_0x146f5f730 .part v0x146f590a0_0, 5, 1;
L_0x146f5fcf0 .part v0x146f590a0_0, 6, 1;
L_0x146f5e360 .part v0x146f590a0_0, 7, 1;
LS_0x146f5e440_0_0 .concat8 [ 1 1 1 1], L_0x146f5d950, L_0x146f5de90, L_0x146f30440, L_0x146f5ea90;
LS_0x146f5e440_0_4 .concat8 [ 1 1 1 1], L_0x146f5f050, L_0x146f5f620, L_0x146f5fbe0, L_0x146f601c0;
L_0x146f5e440 .concat8 [ 4 4 0 0], LS_0x146f5e440_0_0, LS_0x146f5e440_0_4;
S_0x146f29a30 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x146f29860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5d5a0 .functor NAND 1, L_0x146f5da40, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5d7f0 .functor NAND 1, L_0x146f5d5a0, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5d8e0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5d950 .functor AND 1, L_0x146f5d650, L_0x146f60520, L_0x146f5d8e0, C4<1>;
v0x146f2a150_0 .net "C1", 0 0, L_0x146f5d5a0;  1 drivers
v0x146f2a1f0_0 .net "C2", 0 0, L_0x146f5d7f0;  1 drivers
v0x146f2a2a0_0 .net "C3", 0 0, L_0x146f5d8e0;  1 drivers
v0x146f2a350_0 .net "TempOut", 0 0, L_0x146f5d650;  1 drivers
v0x146f2a400_0 .net "data", 0 0, L_0x146f5da40;  1 drivers
v0x146f2a4d0_0 .net "out", 0 0, L_0x146f5d950;  1 drivers
v0x146f2a560_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f2a5f0_0 .net "sel", 0 0, L_0x146f60520;  alias, 1 drivers
S_0x146f29c50 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f29a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5d650 .functor NAND 1, L_0x146f5d5a0, L_0x146f5d700, C4<1>, C4<1>;
L_0x146f5d700 .functor NAND 1, L_0x146f5d7f0, L_0x146f5d650, C4<1>, C4<1>;
v0x146f29e60_0 .net "C2", 0 0, L_0x146f5d700;  1 drivers
v0x146f29f10_0 .net "In1", 0 0, L_0x146f5d5a0;  alias, 1 drivers
v0x146f29fb0_0 .net "In2", 0 0, L_0x146f5d7f0;  alias, 1 drivers
v0x146f2a060_0 .net "OutSR", 0 0, L_0x146f5d650;  alias, 1 drivers
S_0x146f2a6c0 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x146f29860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5dae0 .functor NAND 1, L_0x146f5df80, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5dd30 .functor NAND 1, L_0x146f5dae0, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5de20 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5de90 .functor AND 1, L_0x146f5db90, L_0x146f60520, L_0x146f5de20, C4<1>;
v0x146f2ae10_0 .net "C1", 0 0, L_0x146f5dae0;  1 drivers
v0x146f2aeb0_0 .net "C2", 0 0, L_0x146f5dd30;  1 drivers
v0x146f2af60_0 .net "C3", 0 0, L_0x146f5de20;  1 drivers
v0x146f2b010_0 .net "TempOut", 0 0, L_0x146f5db90;  1 drivers
v0x146f2b0c0_0 .net "data", 0 0, L_0x146f5df80;  1 drivers
v0x146f2b190_0 .net "out", 0 0, L_0x146f5de90;  1 drivers
v0x146f2b220_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f2b2b0_0 .net "sel", 0 0, L_0x146f60520;  alias, 1 drivers
S_0x146f2a8f0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f2a6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5db90 .functor NAND 1, L_0x146f5dae0, L_0x146f5dc40, C4<1>, C4<1>;
L_0x146f5dc40 .functor NAND 1, L_0x146f5dd30, L_0x146f5db90, C4<1>, C4<1>;
v0x146f2ab20_0 .net "C2", 0 0, L_0x146f5dc40;  1 drivers
v0x146f2abd0_0 .net "In1", 0 0, L_0x146f5dae0;  alias, 1 drivers
v0x146f2ac70_0 .net "In2", 0 0, L_0x146f5dd30;  alias, 1 drivers
v0x146f2ad20_0 .net "OutSR", 0 0, L_0x146f5db90;  alias, 1 drivers
S_0x146f2b380 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x146f29860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5e020 .functor NAND 1, L_0x146f5e5e0, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5e270 .functor NAND 1, L_0x146f5e020, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f303d0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f30440 .functor AND 1, L_0x146f5e0d0, L_0x146f60520, L_0x146f303d0, C4<1>;
v0x146f2bae0_0 .net "C1", 0 0, L_0x146f5e020;  1 drivers
v0x146f2bb80_0 .net "C2", 0 0, L_0x146f5e270;  1 drivers
v0x146f2bc30_0 .net "C3", 0 0, L_0x146f303d0;  1 drivers
v0x146f2bce0_0 .net "TempOut", 0 0, L_0x146f5e0d0;  1 drivers
v0x146f2bd90_0 .net "data", 0 0, L_0x146f5e5e0;  1 drivers
v0x146f2be60_0 .net "out", 0 0, L_0x146f30440;  1 drivers
v0x146f2bef0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f2bf80_0 .net "sel", 0 0, L_0x146f60520;  alias, 1 drivers
S_0x146f2b5c0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f2b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5e0d0 .functor NAND 1, L_0x146f5e020, L_0x146f5e180, C4<1>, C4<1>;
L_0x146f5e180 .functor NAND 1, L_0x146f5e270, L_0x146f5e0d0, C4<1>, C4<1>;
v0x146f2b7f0_0 .net "C2", 0 0, L_0x146f5e180;  1 drivers
v0x146f2b8a0_0 .net "In1", 0 0, L_0x146f5e020;  alias, 1 drivers
v0x146f2b940_0 .net "In2", 0 0, L_0x146f5e270;  alias, 1 drivers
v0x146f2b9f0_0 .net "OutSR", 0 0, L_0x146f5e0d0;  alias, 1 drivers
S_0x146f2c060 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x146f29860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5e6c0 .functor NAND 1, L_0x146f5eba0, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5e930 .functor NAND 1, L_0x146f5e6c0, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5ea20 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5ea90 .functor AND 1, L_0x146f5e770, L_0x146f60520, L_0x146f5ea20, C4<1>;
v0x146f2c7b0_0 .net "C1", 0 0, L_0x146f5e6c0;  1 drivers
v0x146f2c850_0 .net "C2", 0 0, L_0x146f5e930;  1 drivers
v0x146f2c900_0 .net "C3", 0 0, L_0x146f5ea20;  1 drivers
v0x146f2c9b0_0 .net "TempOut", 0 0, L_0x146f5e770;  1 drivers
v0x146f2ca60_0 .net "data", 0 0, L_0x146f5eba0;  1 drivers
v0x146f2cb30_0 .net "out", 0 0, L_0x146f5ea90;  1 drivers
v0x146f2cbc0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f2cc50_0 .net "sel", 0 0, L_0x146f60520;  alias, 1 drivers
S_0x146f2c280 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f2c060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5e770 .functor NAND 1, L_0x146f5e6c0, L_0x146f5e820, C4<1>, C4<1>;
L_0x146f5e820 .functor NAND 1, L_0x146f5e930, L_0x146f5e770, C4<1>, C4<1>;
v0x146f2c4c0_0 .net "C2", 0 0, L_0x146f5e820;  1 drivers
v0x146f2c570_0 .net "In1", 0 0, L_0x146f5e6c0;  alias, 1 drivers
v0x146f2c610_0 .net "In2", 0 0, L_0x146f5e930;  alias, 1 drivers
v0x146f2c6c0_0 .net "OutSR", 0 0, L_0x146f5e770;  alias, 1 drivers
S_0x146f2cd10 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x146f29860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5ec80 .functor NAND 1, L_0x146f5f160, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5eef0 .functor NAND 1, L_0x146f5ec80, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5efe0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5f050 .functor AND 1, L_0x146f5ed30, L_0x146f60520, L_0x146f5efe0, C4<1>;
v0x146f2d480_0 .net "C1", 0 0, L_0x146f5ec80;  1 drivers
v0x146f2d520_0 .net "C2", 0 0, L_0x146f5eef0;  1 drivers
v0x146f2d5d0_0 .net "C3", 0 0, L_0x146f5efe0;  1 drivers
v0x146f2d680_0 .net "TempOut", 0 0, L_0x146f5ed30;  1 drivers
v0x146f2d730_0 .net "data", 0 0, L_0x146f5f160;  1 drivers
v0x146f2d800_0 .net "out", 0 0, L_0x146f5f050;  1 drivers
v0x146f2d890_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f2d920_0 .net "sel", 0 0, L_0x146f60520;  alias, 1 drivers
S_0x146f2cf70 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f2cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5ed30 .functor NAND 1, L_0x146f5ec80, L_0x146f5ede0, C4<1>, C4<1>;
L_0x146f5ede0 .functor NAND 1, L_0x146f5eef0, L_0x146f5ed30, C4<1>, C4<1>;
v0x146f2d1a0_0 .net "C2", 0 0, L_0x146f5ede0;  1 drivers
v0x146f2d240_0 .net "In1", 0 0, L_0x146f5ec80;  alias, 1 drivers
v0x146f2d2e0_0 .net "In2", 0 0, L_0x146f5eef0;  alias, 1 drivers
v0x146f2d390_0 .net "OutSR", 0 0, L_0x146f5ed30;  alias, 1 drivers
S_0x146f2da60 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x146f29860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5f270 .functor NAND 1, L_0x146f5f730, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5f4c0 .functor NAND 1, L_0x146f5f270, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5f5b0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5f620 .functor AND 1, L_0x146f5f320, L_0x146f60520, L_0x146f5f5b0, C4<1>;
v0x146f2e170_0 .net "C1", 0 0, L_0x146f5f270;  1 drivers
v0x146f2e210_0 .net "C2", 0 0, L_0x146f5f4c0;  1 drivers
v0x146f2e2c0_0 .net "C3", 0 0, L_0x146f5f5b0;  1 drivers
v0x146f2e370_0 .net "TempOut", 0 0, L_0x146f5f320;  1 drivers
v0x146f2e420_0 .net "data", 0 0, L_0x146f5f730;  1 drivers
v0x146f2e4f0_0 .net "out", 0 0, L_0x146f5f620;  1 drivers
v0x146f2e580_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f2e610_0 .net "sel", 0 0, L_0x146f60520;  alias, 1 drivers
S_0x146f2dc80 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f2da60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5f320 .functor NAND 1, L_0x146f5f270, L_0x146f5f3d0, C4<1>, C4<1>;
L_0x146f5f3d0 .functor NAND 1, L_0x146f5f4c0, L_0x146f5f320, C4<1>, C4<1>;
v0x146f2de90_0 .net "C2", 0 0, L_0x146f5f3d0;  1 drivers
v0x146f2df30_0 .net "In1", 0 0, L_0x146f5f270;  alias, 1 drivers
v0x146f2dfd0_0 .net "In2", 0 0, L_0x146f5f4c0;  alias, 1 drivers
v0x146f2e080_0 .net "OutSR", 0 0, L_0x146f5f320;  alias, 1 drivers
S_0x146f2e6d0 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x146f29860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5f810 .functor NAND 1, L_0x146f5fcf0, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5fa80 .functor NAND 1, L_0x146f5f810, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f5fb70 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f5fbe0 .functor AND 1, L_0x146f5f8c0, L_0x146f60520, L_0x146f5fb70, C4<1>;
v0x146f2ee20_0 .net "C1", 0 0, L_0x146f5f810;  1 drivers
v0x146f2eec0_0 .net "C2", 0 0, L_0x146f5fa80;  1 drivers
v0x146f2ef70_0 .net "C3", 0 0, L_0x146f5fb70;  1 drivers
v0x146f2f020_0 .net "TempOut", 0 0, L_0x146f5f8c0;  1 drivers
v0x146f2f0d0_0 .net "data", 0 0, L_0x146f5fcf0;  1 drivers
v0x146f2f1a0_0 .net "out", 0 0, L_0x146f5fbe0;  1 drivers
v0x146f2f230_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f2f2c0_0 .net "sel", 0 0, L_0x146f60520;  alias, 1 drivers
S_0x146f2e8f0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f2e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5f8c0 .functor NAND 1, L_0x146f5f810, L_0x146f5f970, C4<1>, C4<1>;
L_0x146f5f970 .functor NAND 1, L_0x146f5fa80, L_0x146f5f8c0, C4<1>, C4<1>;
v0x146f2eb30_0 .net "C2", 0 0, L_0x146f5f970;  1 drivers
v0x146f2ebe0_0 .net "In1", 0 0, L_0x146f5f810;  alias, 1 drivers
v0x146f2ec80_0 .net "In2", 0 0, L_0x146f5fa80;  alias, 1 drivers
v0x146f2ed30_0 .net "OutSR", 0 0, L_0x146f5f8c0;  alias, 1 drivers
S_0x146f2f380 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x146f29860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5fe10 .functor NAND 1, L_0x146f5e360, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f60060 .functor NAND 1, L_0x146f5fe10, L_0x146f60520, v0x146f591c0_0, C4<1>;
L_0x146f60150 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f601c0 .functor AND 1, L_0x146f5fec0, L_0x146f60520, L_0x146f60150, C4<1>;
v0x146f2fad0_0 .net "C1", 0 0, L_0x146f5fe10;  1 drivers
v0x146f2fb70_0 .net "C2", 0 0, L_0x146f60060;  1 drivers
v0x146f2fc20_0 .net "C3", 0 0, L_0x146f60150;  1 drivers
v0x146f2fcd0_0 .net "TempOut", 0 0, L_0x146f5fec0;  1 drivers
v0x146f2fd80_0 .net "data", 0 0, L_0x146f5e360;  1 drivers
v0x146f2fe50_0 .net "out", 0 0, L_0x146f601c0;  1 drivers
v0x146f2fee0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f295d0_0 .net "sel", 0 0, L_0x146f60520;  alias, 1 drivers
S_0x146f2f5a0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f2f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5fec0 .functor NAND 1, L_0x146f5fe10, L_0x146f5ff70, C4<1>, C4<1>;
L_0x146f5ff70 .functor NAND 1, L_0x146f60060, L_0x146f5fec0, C4<1>, C4<1>;
v0x146f2f7e0_0 .net "C2", 0 0, L_0x146f5ff70;  1 drivers
v0x146f2f890_0 .net "In1", 0 0, L_0x146f5fe10;  alias, 1 drivers
v0x146f2f930_0 .net "In2", 0 0, L_0x146f60060;  alias, 1 drivers
v0x146f2f9e0_0 .net "OutSR", 0 0, L_0x146f5fec0;  alias, 1 drivers
S_0x146f30510 .scope module, "word2" "word8bit" 3 158, 3 6 0, S_0x146f08340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x146f36d10_0 .net "data_in", 7 0, v0x146f590a0_0;  alias, 1 drivers
v0x146f36e00_0 .net8 "data_out", 7 0, RS_0x148029ab0;  alias, 8 drivers
v0x146f36ed0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f36f60_0 .net "sel", 0 0, L_0x146f63320;  1 drivers
L_0x146f60a20 .part v0x146f590a0_0, 0, 1;
L_0x146f60f60 .part v0x146f590a0_0, 1, 1;
L_0x146f615c0 .part v0x146f590a0_0, 2, 1;
L_0x146f61ba0 .part v0x146f590a0_0, 3, 1;
L_0x146f62160 .part v0x146f590a0_0, 4, 1;
L_0x146f62730 .part v0x146f590a0_0, 5, 1;
L_0x146f62cf0 .part v0x146f590a0_0, 6, 1;
L_0x146f61340 .part v0x146f590a0_0, 7, 1;
LS_0x146f61420_0_0 .concat8 [ 1 1 1 1], L_0x146f60930, L_0x146f60e70, L_0x146f37060, L_0x146f61a90;
LS_0x146f61420_0_4 .concat8 [ 1 1 1 1], L_0x146f62050, L_0x146f62620, L_0x146f62be0, L_0x146f62fe0;
L_0x146f61420 .concat8 [ 4 4 0 0], LS_0x146f61420_0_0, LS_0x146f61420_0_4;
S_0x146f306e0 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x146f30510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f605c0 .functor NAND 1, L_0x146f60a20, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f607d0 .functor NAND 1, L_0x146f605c0, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f608c0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f60930 .functor AND 1, L_0x146f60630, L_0x146f63320, L_0x146f608c0, C4<1>;
v0x146f30e30_0 .net "C1", 0 0, L_0x146f605c0;  1 drivers
v0x146f30ed0_0 .net "C2", 0 0, L_0x146f607d0;  1 drivers
v0x146f30f80_0 .net "C3", 0 0, L_0x146f608c0;  1 drivers
v0x146f31030_0 .net "TempOut", 0 0, L_0x146f60630;  1 drivers
v0x146f310e0_0 .net "data", 0 0, L_0x146f60a20;  1 drivers
v0x146f311b0_0 .net "out", 0 0, L_0x146f60930;  1 drivers
v0x146f31240_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f312d0_0 .net "sel", 0 0, L_0x146f63320;  alias, 1 drivers
S_0x146f30900 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f306e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f60630 .functor NAND 1, L_0x146f605c0, L_0x146f606e0, C4<1>, C4<1>;
L_0x146f606e0 .functor NAND 1, L_0x146f607d0, L_0x146f60630, C4<1>, C4<1>;
v0x146f30b40_0 .net "C2", 0 0, L_0x146f606e0;  1 drivers
v0x146f30bf0_0 .net "In1", 0 0, L_0x146f605c0;  alias, 1 drivers
v0x146f30c90_0 .net "In2", 0 0, L_0x146f607d0;  alias, 1 drivers
v0x146f30d40_0 .net "OutSR", 0 0, L_0x146f60630;  alias, 1 drivers
S_0x146f313a0 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x146f30510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f60ac0 .functor NAND 1, L_0x146f60f60, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f60d10 .functor NAND 1, L_0x146f60ac0, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f60e00 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f60e70 .functor AND 1, L_0x146f60b70, L_0x146f63320, L_0x146f60e00, C4<1>;
v0x146f31af0_0 .net "C1", 0 0, L_0x146f60ac0;  1 drivers
v0x146f31b90_0 .net "C2", 0 0, L_0x146f60d10;  1 drivers
v0x146f31c40_0 .net "C3", 0 0, L_0x146f60e00;  1 drivers
v0x146f31cf0_0 .net "TempOut", 0 0, L_0x146f60b70;  1 drivers
v0x146f31da0_0 .net "data", 0 0, L_0x146f60f60;  1 drivers
v0x146f31e70_0 .net "out", 0 0, L_0x146f60e70;  1 drivers
v0x146f31f00_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f31f90_0 .net "sel", 0 0, L_0x146f63320;  alias, 1 drivers
S_0x146f315d0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f313a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f60b70 .functor NAND 1, L_0x146f60ac0, L_0x146f60c20, C4<1>, C4<1>;
L_0x146f60c20 .functor NAND 1, L_0x146f60d10, L_0x146f60b70, C4<1>, C4<1>;
v0x146f31800_0 .net "C2", 0 0, L_0x146f60c20;  1 drivers
v0x146f318b0_0 .net "In1", 0 0, L_0x146f60ac0;  alias, 1 drivers
v0x146f31950_0 .net "In2", 0 0, L_0x146f60d10;  alias, 1 drivers
v0x146f31a00_0 .net "OutSR", 0 0, L_0x146f60b70;  alias, 1 drivers
S_0x146f32060 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x146f30510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f61000 .functor NAND 1, L_0x146f615c0, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f61250 .functor NAND 1, L_0x146f61000, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f36ff0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f37060 .functor AND 1, L_0x146f610b0, L_0x146f63320, L_0x146f36ff0, C4<1>;
v0x146f327c0_0 .net "C1", 0 0, L_0x146f61000;  1 drivers
v0x146f32860_0 .net "C2", 0 0, L_0x146f61250;  1 drivers
v0x146f32910_0 .net "C3", 0 0, L_0x146f36ff0;  1 drivers
v0x146f329c0_0 .net "TempOut", 0 0, L_0x146f610b0;  1 drivers
v0x146f32a70_0 .net "data", 0 0, L_0x146f615c0;  1 drivers
v0x146f32b40_0 .net "out", 0 0, L_0x146f37060;  1 drivers
v0x146f32bd0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f32c60_0 .net "sel", 0 0, L_0x146f63320;  alias, 1 drivers
S_0x146f322a0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f32060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f610b0 .functor NAND 1, L_0x146f61000, L_0x146f61160, C4<1>, C4<1>;
L_0x146f61160 .functor NAND 1, L_0x146f61250, L_0x146f610b0, C4<1>, C4<1>;
v0x146f324d0_0 .net "C2", 0 0, L_0x146f61160;  1 drivers
v0x146f32580_0 .net "In1", 0 0, L_0x146f61000;  alias, 1 drivers
v0x146f32620_0 .net "In2", 0 0, L_0x146f61250;  alias, 1 drivers
v0x146f326d0_0 .net "OutSR", 0 0, L_0x146f610b0;  alias, 1 drivers
S_0x146f32d40 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x146f30510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f616a0 .functor NAND 1, L_0x146f61ba0, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f61930 .functor NAND 1, L_0x146f616a0, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f61a20 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f61a90 .functor AND 1, L_0x146f61750, L_0x146f63320, L_0x146f61a20, C4<1>;
v0x146f33490_0 .net "C1", 0 0, L_0x146f616a0;  1 drivers
v0x146f33530_0 .net "C2", 0 0, L_0x146f61930;  1 drivers
v0x146f335e0_0 .net "C3", 0 0, L_0x146f61a20;  1 drivers
v0x146f33690_0 .net "TempOut", 0 0, L_0x146f61750;  1 drivers
v0x146f33740_0 .net "data", 0 0, L_0x146f61ba0;  1 drivers
v0x146f33810_0 .net "out", 0 0, L_0x146f61a90;  1 drivers
v0x146f338a0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f33930_0 .net "sel", 0 0, L_0x146f63320;  alias, 1 drivers
S_0x146f32f60 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f32d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f61750 .functor NAND 1, L_0x146f616a0, L_0x146f61820, C4<1>, C4<1>;
L_0x146f61820 .functor NAND 1, L_0x146f61930, L_0x146f61750, C4<1>, C4<1>;
v0x146f331a0_0 .net "C2", 0 0, L_0x146f61820;  1 drivers
v0x146f33250_0 .net "In1", 0 0, L_0x146f616a0;  alias, 1 drivers
v0x146f332f0_0 .net "In2", 0 0, L_0x146f61930;  alias, 1 drivers
v0x146f333a0_0 .net "OutSR", 0 0, L_0x146f61750;  alias, 1 drivers
S_0x146f339f0 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x146f30510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f61c80 .functor NAND 1, L_0x146f62160, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f61ef0 .functor NAND 1, L_0x146f61c80, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f61fe0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f62050 .functor AND 1, L_0x146f61d30, L_0x146f63320, L_0x146f61fe0, C4<1>;
v0x146f34160_0 .net "C1", 0 0, L_0x146f61c80;  1 drivers
v0x146f34200_0 .net "C2", 0 0, L_0x146f61ef0;  1 drivers
v0x146f342b0_0 .net "C3", 0 0, L_0x146f61fe0;  1 drivers
v0x146f34360_0 .net "TempOut", 0 0, L_0x146f61d30;  1 drivers
v0x146f34410_0 .net "data", 0 0, L_0x146f62160;  1 drivers
v0x146f344e0_0 .net "out", 0 0, L_0x146f62050;  1 drivers
v0x146f34570_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f34600_0 .net "sel", 0 0, L_0x146f63320;  alias, 1 drivers
S_0x146f33c50 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f339f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f61d30 .functor NAND 1, L_0x146f61c80, L_0x146f61de0, C4<1>, C4<1>;
L_0x146f61de0 .functor NAND 1, L_0x146f61ef0, L_0x146f61d30, C4<1>, C4<1>;
v0x146f33e80_0 .net "C2", 0 0, L_0x146f61de0;  1 drivers
v0x146f33f20_0 .net "In1", 0 0, L_0x146f61c80;  alias, 1 drivers
v0x146f33fc0_0 .net "In2", 0 0, L_0x146f61ef0;  alias, 1 drivers
v0x146f34070_0 .net "OutSR", 0 0, L_0x146f61d30;  alias, 1 drivers
S_0x146f34740 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x146f30510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f62270 .functor NAND 1, L_0x146f62730, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f624c0 .functor NAND 1, L_0x146f62270, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f625b0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f62620 .functor AND 1, L_0x146f62320, L_0x146f63320, L_0x146f625b0, C4<1>;
v0x146f34e50_0 .net "C1", 0 0, L_0x146f62270;  1 drivers
v0x146f34ef0_0 .net "C2", 0 0, L_0x146f624c0;  1 drivers
v0x146f34fa0_0 .net "C3", 0 0, L_0x146f625b0;  1 drivers
v0x146f35050_0 .net "TempOut", 0 0, L_0x146f62320;  1 drivers
v0x146f35100_0 .net "data", 0 0, L_0x146f62730;  1 drivers
v0x146f351d0_0 .net "out", 0 0, L_0x146f62620;  1 drivers
v0x146f35260_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f352f0_0 .net "sel", 0 0, L_0x146f63320;  alias, 1 drivers
S_0x146f34960 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f34740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f62320 .functor NAND 1, L_0x146f62270, L_0x146f623d0, C4<1>, C4<1>;
L_0x146f623d0 .functor NAND 1, L_0x146f624c0, L_0x146f62320, C4<1>, C4<1>;
v0x146f34b70_0 .net "C2", 0 0, L_0x146f623d0;  1 drivers
v0x146f34c10_0 .net "In1", 0 0, L_0x146f62270;  alias, 1 drivers
v0x146f34cb0_0 .net "In2", 0 0, L_0x146f624c0;  alias, 1 drivers
v0x146f34d60_0 .net "OutSR", 0 0, L_0x146f62320;  alias, 1 drivers
S_0x146f353b0 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x146f30510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f62810 .functor NAND 1, L_0x146f62cf0, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f62a80 .functor NAND 1, L_0x146f62810, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f62b70 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f62be0 .functor AND 1, L_0x146f628c0, L_0x146f63320, L_0x146f62b70, C4<1>;
v0x146f35b00_0 .net "C1", 0 0, L_0x146f62810;  1 drivers
v0x146f35ba0_0 .net "C2", 0 0, L_0x146f62a80;  1 drivers
v0x146f35c50_0 .net "C3", 0 0, L_0x146f62b70;  1 drivers
v0x146f35d00_0 .net "TempOut", 0 0, L_0x146f628c0;  1 drivers
v0x146f35db0_0 .net "data", 0 0, L_0x146f62cf0;  1 drivers
v0x146f35e80_0 .net "out", 0 0, L_0x146f62be0;  1 drivers
v0x146f35f10_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f35fa0_0 .net "sel", 0 0, L_0x146f63320;  alias, 1 drivers
S_0x146f355d0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f353b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f628c0 .functor NAND 1, L_0x146f62810, L_0x146f62970, C4<1>, C4<1>;
L_0x146f62970 .functor NAND 1, L_0x146f62a80, L_0x146f628c0, C4<1>, C4<1>;
v0x146f35810_0 .net "C2", 0 0, L_0x146f62970;  1 drivers
v0x146f358c0_0 .net "In1", 0 0, L_0x146f62810;  alias, 1 drivers
v0x146f35960_0 .net "In2", 0 0, L_0x146f62a80;  alias, 1 drivers
v0x146f35a10_0 .net "OutSR", 0 0, L_0x146f628c0;  alias, 1 drivers
S_0x146f36060 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x146f30510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f5cce0 .functor NAND 1, L_0x146f61340, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f62e80 .functor NAND 1, L_0x146f5cce0, L_0x146f63320, v0x146f591c0_0, C4<1>;
L_0x146f62f70 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f62fe0 .functor AND 1, L_0x146f5cd90, L_0x146f63320, L_0x146f62f70, C4<1>;
v0x146f367b0_0 .net "C1", 0 0, L_0x146f5cce0;  1 drivers
v0x146f36850_0 .net "C2", 0 0, L_0x146f62e80;  1 drivers
v0x146f36900_0 .net "C3", 0 0, L_0x146f62f70;  1 drivers
v0x146f369b0_0 .net "TempOut", 0 0, L_0x146f5cd90;  1 drivers
v0x146f36a60_0 .net "data", 0 0, L_0x146f61340;  1 drivers
v0x146f36b30_0 .net "out", 0 0, L_0x146f62fe0;  1 drivers
v0x146f36bc0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f36c50_0 .net "sel", 0 0, L_0x146f63320;  alias, 1 drivers
S_0x146f36280 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f36060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f5cd90 .functor NAND 1, L_0x146f5cce0, L_0x146f62dd0, C4<1>, C4<1>;
L_0x146f62dd0 .functor NAND 1, L_0x146f62e80, L_0x146f5cd90, C4<1>, C4<1>;
v0x146f364c0_0 .net "C2", 0 0, L_0x146f62dd0;  1 drivers
v0x146f36570_0 .net "In1", 0 0, L_0x146f5cce0;  alias, 1 drivers
v0x146f36610_0 .net "In2", 0 0, L_0x146f62e80;  alias, 1 drivers
v0x146f366c0_0 .net "OutSR", 0 0, L_0x146f5cd90;  alias, 1 drivers
S_0x146f37110 .scope module, "word3" "word8bit" 3 165, 3 6 0, S_0x146f08340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x146f3d730_0 .net "data_in", 7 0, v0x146f590a0_0;  alias, 1 drivers
v0x146f3d7e0_0 .net8 "data_out", 7 0, RS_0x148029ab0;  alias, 8 drivers
v0x146f3d880_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f3d910_0 .net "sel", 0 0, L_0x146f66380;  1 drivers
L_0x146f638a0 .part v0x146f590a0_0, 0, 1;
L_0x146f63de0 .part v0x146f590a0_0, 1, 1;
L_0x146f64440 .part v0x146f590a0_0, 2, 1;
L_0x146f64a00 .part v0x146f590a0_0, 3, 1;
L_0x146f64fc0 .part v0x146f590a0_0, 4, 1;
L_0x146f65590 .part v0x146f590a0_0, 5, 1;
L_0x146f65b50 .part v0x146f590a0_0, 6, 1;
L_0x146f641c0 .part v0x146f590a0_0, 7, 1;
LS_0x146f642a0_0_0 .concat8 [ 1 1 1 1], L_0x146f637b0, L_0x146f63cf0, L_0x146f3da10, L_0x146f648f0;
LS_0x146f642a0_0_4 .concat8 [ 1 1 1 1], L_0x146f64eb0, L_0x146f65480, L_0x146f65a40, L_0x146f66020;
L_0x146f642a0 .concat8 [ 4 4 0 0], LS_0x146f642a0_0_0, LS_0x146f642a0_0_4;
S_0x146f37320 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x146f37110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f63440 .functor NAND 1, L_0x146f638a0, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f63650 .functor NAND 1, L_0x146f63440, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f63740 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f637b0 .functor AND 1, L_0x146f634b0, L_0x146f66380, L_0x146f63740, C4<1>;
v0x146f37a50_0 .net "C1", 0 0, L_0x146f63440;  1 drivers
v0x146f37af0_0 .net "C2", 0 0, L_0x146f63650;  1 drivers
v0x146f37ba0_0 .net "C3", 0 0, L_0x146f63740;  1 drivers
v0x146f37c50_0 .net "TempOut", 0 0, L_0x146f634b0;  1 drivers
v0x146f37d00_0 .net "data", 0 0, L_0x146f638a0;  1 drivers
v0x146f37dd0_0 .net "out", 0 0, L_0x146f637b0;  1 drivers
v0x146f37e60_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f37ef0_0 .net "sel", 0 0, L_0x146f66380;  alias, 1 drivers
S_0x146f37540 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f37320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f634b0 .functor NAND 1, L_0x146f63440, L_0x146f63560, C4<1>, C4<1>;
L_0x146f63560 .functor NAND 1, L_0x146f63650, L_0x146f634b0, C4<1>, C4<1>;
v0x146f37770_0 .net "C2", 0 0, L_0x146f63560;  1 drivers
v0x146f37810_0 .net "In1", 0 0, L_0x146f63440;  alias, 1 drivers
v0x146f378b0_0 .net "In2", 0 0, L_0x146f63650;  alias, 1 drivers
v0x146f37960_0 .net "OutSR", 0 0, L_0x146f634b0;  alias, 1 drivers
S_0x146f37fc0 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x146f37110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f63940 .functor NAND 1, L_0x146f63de0, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f63b90 .functor NAND 1, L_0x146f63940, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f63c80 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f63cf0 .functor AND 1, L_0x146f639f0, L_0x146f66380, L_0x146f63c80, C4<1>;
v0x146f38710_0 .net "C1", 0 0, L_0x146f63940;  1 drivers
v0x146f387b0_0 .net "C2", 0 0, L_0x146f63b90;  1 drivers
v0x146f38860_0 .net "C3", 0 0, L_0x146f63c80;  1 drivers
v0x146f38910_0 .net "TempOut", 0 0, L_0x146f639f0;  1 drivers
v0x146f389c0_0 .net "data", 0 0, L_0x146f63de0;  1 drivers
v0x146f38a90_0 .net "out", 0 0, L_0x146f63cf0;  1 drivers
v0x146f38b20_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f38bb0_0 .net "sel", 0 0, L_0x146f66380;  alias, 1 drivers
S_0x146f381f0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f37fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f639f0 .functor NAND 1, L_0x146f63940, L_0x146f63aa0, C4<1>, C4<1>;
L_0x146f63aa0 .functor NAND 1, L_0x146f63b90, L_0x146f639f0, C4<1>, C4<1>;
v0x146f38420_0 .net "C2", 0 0, L_0x146f63aa0;  1 drivers
v0x146f384d0_0 .net "In1", 0 0, L_0x146f63940;  alias, 1 drivers
v0x146f38570_0 .net "In2", 0 0, L_0x146f63b90;  alias, 1 drivers
v0x146f38620_0 .net "OutSR", 0 0, L_0x146f639f0;  alias, 1 drivers
S_0x146f38c80 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x146f37110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f63e80 .functor NAND 1, L_0x146f64440, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f640d0 .functor NAND 1, L_0x146f63e80, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f3d9a0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f3da10 .functor AND 1, L_0x146f63f30, L_0x146f66380, L_0x146f3d9a0, C4<1>;
v0x146f393e0_0 .net "C1", 0 0, L_0x146f63e80;  1 drivers
v0x146f39480_0 .net "C2", 0 0, L_0x146f640d0;  1 drivers
v0x146f39530_0 .net "C3", 0 0, L_0x146f3d9a0;  1 drivers
v0x146f395e0_0 .net "TempOut", 0 0, L_0x146f63f30;  1 drivers
v0x146f39690_0 .net "data", 0 0, L_0x146f64440;  1 drivers
v0x146f39760_0 .net "out", 0 0, L_0x146f3da10;  1 drivers
v0x146f397f0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f39880_0 .net "sel", 0 0, L_0x146f66380;  alias, 1 drivers
S_0x146f38ec0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f38c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f63f30 .functor NAND 1, L_0x146f63e80, L_0x146f63fe0, C4<1>, C4<1>;
L_0x146f63fe0 .functor NAND 1, L_0x146f640d0, L_0x146f63f30, C4<1>, C4<1>;
v0x146f390f0_0 .net "C2", 0 0, L_0x146f63fe0;  1 drivers
v0x146f391a0_0 .net "In1", 0 0, L_0x146f63e80;  alias, 1 drivers
v0x146f39240_0 .net "In2", 0 0, L_0x146f640d0;  alias, 1 drivers
v0x146f392f0_0 .net "OutSR", 0 0, L_0x146f63f30;  alias, 1 drivers
S_0x146f39960 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x146f37110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f64520 .functor NAND 1, L_0x146f64a00, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f64790 .functor NAND 1, L_0x146f64520, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f64880 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f648f0 .functor AND 1, L_0x146f645d0, L_0x146f66380, L_0x146f64880, C4<1>;
v0x146f3a0b0_0 .net "C1", 0 0, L_0x146f64520;  1 drivers
v0x146f3a150_0 .net "C2", 0 0, L_0x146f64790;  1 drivers
v0x146f3a200_0 .net "C3", 0 0, L_0x146f64880;  1 drivers
v0x146f3a2b0_0 .net "TempOut", 0 0, L_0x146f645d0;  1 drivers
v0x146f3a360_0 .net "data", 0 0, L_0x146f64a00;  1 drivers
v0x146f3a430_0 .net "out", 0 0, L_0x146f648f0;  1 drivers
v0x146f3a4c0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f3a550_0 .net "sel", 0 0, L_0x146f66380;  alias, 1 drivers
S_0x146f39b80 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f39960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f645d0 .functor NAND 1, L_0x146f64520, L_0x146f64680, C4<1>, C4<1>;
L_0x146f64680 .functor NAND 1, L_0x146f64790, L_0x146f645d0, C4<1>, C4<1>;
v0x146f39dc0_0 .net "C2", 0 0, L_0x146f64680;  1 drivers
v0x146f39e70_0 .net "In1", 0 0, L_0x146f64520;  alias, 1 drivers
v0x146f39f10_0 .net "In2", 0 0, L_0x146f64790;  alias, 1 drivers
v0x146f39fc0_0 .net "OutSR", 0 0, L_0x146f645d0;  alias, 1 drivers
S_0x146f3a610 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x146f37110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f64ae0 .functor NAND 1, L_0x146f64fc0, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f64d50 .functor NAND 1, L_0x146f64ae0, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f64e40 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f64eb0 .functor AND 1, L_0x146f64b90, L_0x146f66380, L_0x146f64e40, C4<1>;
v0x146f3ad80_0 .net "C1", 0 0, L_0x146f64ae0;  1 drivers
v0x146f3ae20_0 .net "C2", 0 0, L_0x146f64d50;  1 drivers
v0x146f3aed0_0 .net "C3", 0 0, L_0x146f64e40;  1 drivers
v0x146f3af80_0 .net "TempOut", 0 0, L_0x146f64b90;  1 drivers
v0x146f3b030_0 .net "data", 0 0, L_0x146f64fc0;  1 drivers
v0x146f3b100_0 .net "out", 0 0, L_0x146f64eb0;  1 drivers
v0x146f3b190_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f3b220_0 .net "sel", 0 0, L_0x146f66380;  alias, 1 drivers
S_0x146f3a870 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f3a610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f64b90 .functor NAND 1, L_0x146f64ae0, L_0x146f64c40, C4<1>, C4<1>;
L_0x146f64c40 .functor NAND 1, L_0x146f64d50, L_0x146f64b90, C4<1>, C4<1>;
v0x146f3aaa0_0 .net "C2", 0 0, L_0x146f64c40;  1 drivers
v0x146f3ab40_0 .net "In1", 0 0, L_0x146f64ae0;  alias, 1 drivers
v0x146f3abe0_0 .net "In2", 0 0, L_0x146f64d50;  alias, 1 drivers
v0x146f3ac90_0 .net "OutSR", 0 0, L_0x146f64b90;  alias, 1 drivers
S_0x146f3b360 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x146f37110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f650d0 .functor NAND 1, L_0x146f65590, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f65320 .functor NAND 1, L_0x146f650d0, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f65410 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f65480 .functor AND 1, L_0x146f65180, L_0x146f66380, L_0x146f65410, C4<1>;
v0x146f3ba70_0 .net "C1", 0 0, L_0x146f650d0;  1 drivers
v0x146f3bb10_0 .net "C2", 0 0, L_0x146f65320;  1 drivers
v0x146f3bbc0_0 .net "C3", 0 0, L_0x146f65410;  1 drivers
v0x146f3bc70_0 .net "TempOut", 0 0, L_0x146f65180;  1 drivers
v0x146f3bd20_0 .net "data", 0 0, L_0x146f65590;  1 drivers
v0x146f3bdf0_0 .net "out", 0 0, L_0x146f65480;  1 drivers
v0x146f3be80_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f2ff70_0 .net "sel", 0 0, L_0x146f66380;  alias, 1 drivers
S_0x146f3b580 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f3b360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f65180 .functor NAND 1, L_0x146f650d0, L_0x146f65230, C4<1>, C4<1>;
L_0x146f65230 .functor NAND 1, L_0x146f65320, L_0x146f65180, C4<1>, C4<1>;
v0x146f3b790_0 .net "C2", 0 0, L_0x146f65230;  1 drivers
v0x146f3b830_0 .net "In1", 0 0, L_0x146f650d0;  alias, 1 drivers
v0x146f3b8d0_0 .net "In2", 0 0, L_0x146f65320;  alias, 1 drivers
v0x146f3b980_0 .net "OutSR", 0 0, L_0x146f65180;  alias, 1 drivers
S_0x146f3bf10 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x146f37110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f65670 .functor NAND 1, L_0x146f65b50, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f658e0 .functor NAND 1, L_0x146f65670, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f659d0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f65a40 .functor AND 1, L_0x146f65720, L_0x146f66380, L_0x146f659d0, C4<1>;
v0x146f3c520_0 .net "C1", 0 0, L_0x146f65670;  1 drivers
v0x146f3c5c0_0 .net "C2", 0 0, L_0x146f658e0;  1 drivers
v0x146f3c670_0 .net "C3", 0 0, L_0x146f659d0;  1 drivers
v0x146f3c720_0 .net "TempOut", 0 0, L_0x146f65720;  1 drivers
v0x146f3c7d0_0 .net "data", 0 0, L_0x146f65b50;  1 drivers
v0x146f3c8a0_0 .net "out", 0 0, L_0x146f65a40;  1 drivers
v0x146f3c930_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f3c9c0_0 .net "sel", 0 0, L_0x146f66380;  alias, 1 drivers
S_0x146f3c080 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f3bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f65720 .functor NAND 1, L_0x146f65670, L_0x146f657d0, C4<1>, C4<1>;
L_0x146f657d0 .functor NAND 1, L_0x146f658e0, L_0x146f65720, C4<1>, C4<1>;
v0x146f3c240_0 .net "C2", 0 0, L_0x146f657d0;  1 drivers
v0x146f3c2e0_0 .net "In1", 0 0, L_0x146f65670;  alias, 1 drivers
v0x146f3c380_0 .net "In2", 0 0, L_0x146f658e0;  alias, 1 drivers
v0x146f3c430_0 .net "OutSR", 0 0, L_0x146f65720;  alias, 1 drivers
S_0x146f3ca80 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x146f37110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f65c70 .functor NAND 1, L_0x146f641c0, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f65ec0 .functor NAND 1, L_0x146f65c70, L_0x146f66380, v0x146f591c0_0, C4<1>;
L_0x146f65fb0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f66020 .functor AND 1, L_0x146f65d20, L_0x146f66380, L_0x146f65fb0, C4<1>;
v0x146f3d1d0_0 .net "C1", 0 0, L_0x146f65c70;  1 drivers
v0x146f3d270_0 .net "C2", 0 0, L_0x146f65ec0;  1 drivers
v0x146f3d320_0 .net "C3", 0 0, L_0x146f65fb0;  1 drivers
v0x146f3d3d0_0 .net "TempOut", 0 0, L_0x146f65d20;  1 drivers
v0x146f3d480_0 .net "data", 0 0, L_0x146f641c0;  1 drivers
v0x146f3d550_0 .net "out", 0 0, L_0x146f66020;  1 drivers
v0x146f3d5e0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f3d670_0 .net "sel", 0 0, L_0x146f66380;  alias, 1 drivers
S_0x146f3cca0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f3ca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f65d20 .functor NAND 1, L_0x146f65c70, L_0x146f65dd0, C4<1>, C4<1>;
L_0x146f65dd0 .functor NAND 1, L_0x146f65ec0, L_0x146f65d20, C4<1>, C4<1>;
v0x146f3cee0_0 .net "C2", 0 0, L_0x146f65dd0;  1 drivers
v0x146f3cf90_0 .net "In1", 0 0, L_0x146f65c70;  alias, 1 drivers
v0x146f3d030_0 .net "In2", 0 0, L_0x146f65ec0;  alias, 1 drivers
v0x146f3d0e0_0 .net "OutSR", 0 0, L_0x146f65d20;  alias, 1 drivers
S_0x146f3daf0 .scope module, "word4" "word8bit" 3 172, 3 6 0, S_0x146f08340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x146f442f0_0 .net "data_in", 7 0, v0x146f590a0_0;  alias, 1 drivers
v0x146f44420_0 .net8 "data_out", 7 0, RS_0x148029ab0;  alias, 8 drivers
v0x146f44530_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f445c0_0 .net "sel", 0 0, L_0x146f69380;  1 drivers
L_0x146f66880 .part v0x146f590a0_0, 0, 1;
L_0x146f66dc0 .part v0x146f590a0_0, 1, 1;
L_0x146f67420 .part v0x146f590a0_0, 2, 1;
L_0x146f67a00 .part v0x146f590a0_0, 3, 1;
L_0x146f67fc0 .part v0x146f590a0_0, 4, 1;
L_0x146f68590 .part v0x146f590a0_0, 5, 1;
L_0x146f68b50 .part v0x146f590a0_0, 6, 1;
L_0x146f671a0 .part v0x146f590a0_0, 7, 1;
LS_0x146f67280_0_0 .concat8 [ 1 1 1 1], L_0x146f66790, L_0x146f66cd0, L_0x146f446c0, L_0x146f678f0;
LS_0x146f67280_0_4 .concat8 [ 1 1 1 1], L_0x146f67eb0, L_0x146f68480, L_0x146f68a40, L_0x146f69020;
L_0x146f67280 .concat8 [ 4 4 0 0], LS_0x146f67280_0_0, LS_0x146f67280_0_4;
S_0x146f3dcc0 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x146f3daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f66420 .functor NAND 1, L_0x146f66880, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f66630 .functor NAND 1, L_0x146f66420, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f66720 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f66790 .functor AND 1, L_0x146f66490, L_0x146f69380, L_0x146f66720, C4<1>;
v0x146f3e410_0 .net "C1", 0 0, L_0x146f66420;  1 drivers
v0x146f3e4b0_0 .net "C2", 0 0, L_0x146f66630;  1 drivers
v0x146f3e560_0 .net "C3", 0 0, L_0x146f66720;  1 drivers
v0x146f3e610_0 .net "TempOut", 0 0, L_0x146f66490;  1 drivers
v0x146f3e6c0_0 .net "data", 0 0, L_0x146f66880;  1 drivers
v0x146f3e790_0 .net "out", 0 0, L_0x146f66790;  1 drivers
v0x146f3e820_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f3e8b0_0 .net "sel", 0 0, L_0x146f69380;  alias, 1 drivers
S_0x146f3dee0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f3dcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f66490 .functor NAND 1, L_0x146f66420, L_0x146f66540, C4<1>, C4<1>;
L_0x146f66540 .functor NAND 1, L_0x146f66630, L_0x146f66490, C4<1>, C4<1>;
v0x146f3e120_0 .net "C2", 0 0, L_0x146f66540;  1 drivers
v0x146f3e1d0_0 .net "In1", 0 0, L_0x146f66420;  alias, 1 drivers
v0x146f3e270_0 .net "In2", 0 0, L_0x146f66630;  alias, 1 drivers
v0x146f3e320_0 .net "OutSR", 0 0, L_0x146f66490;  alias, 1 drivers
S_0x146f3e980 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x146f3daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f66920 .functor NAND 1, L_0x146f66dc0, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f66b70 .functor NAND 1, L_0x146f66920, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f66c60 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f66cd0 .functor AND 1, L_0x146f669d0, L_0x146f69380, L_0x146f66c60, C4<1>;
v0x146f3f0d0_0 .net "C1", 0 0, L_0x146f66920;  1 drivers
v0x146f3f170_0 .net "C2", 0 0, L_0x146f66b70;  1 drivers
v0x146f3f220_0 .net "C3", 0 0, L_0x146f66c60;  1 drivers
v0x146f3f2d0_0 .net "TempOut", 0 0, L_0x146f669d0;  1 drivers
v0x146f3f380_0 .net "data", 0 0, L_0x146f66dc0;  1 drivers
v0x146f3f450_0 .net "out", 0 0, L_0x146f66cd0;  1 drivers
v0x146f3f4e0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f3f570_0 .net "sel", 0 0, L_0x146f69380;  alias, 1 drivers
S_0x146f3ebb0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f3e980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f669d0 .functor NAND 1, L_0x146f66920, L_0x146f66a80, C4<1>, C4<1>;
L_0x146f66a80 .functor NAND 1, L_0x146f66b70, L_0x146f669d0, C4<1>, C4<1>;
v0x146f3ede0_0 .net "C2", 0 0, L_0x146f66a80;  1 drivers
v0x146f3ee90_0 .net "In1", 0 0, L_0x146f66920;  alias, 1 drivers
v0x146f3ef30_0 .net "In2", 0 0, L_0x146f66b70;  alias, 1 drivers
v0x146f3efe0_0 .net "OutSR", 0 0, L_0x146f669d0;  alias, 1 drivers
S_0x146f3f640 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x146f3daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f66e60 .functor NAND 1, L_0x146f67420, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f670b0 .functor NAND 1, L_0x146f66e60, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f44650 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f446c0 .functor AND 1, L_0x146f66f10, L_0x146f69380, L_0x146f44650, C4<1>;
v0x146f3fda0_0 .net "C1", 0 0, L_0x146f66e60;  1 drivers
v0x146f3fe40_0 .net "C2", 0 0, L_0x146f670b0;  1 drivers
v0x146f3fef0_0 .net "C3", 0 0, L_0x146f44650;  1 drivers
v0x146f3ffa0_0 .net "TempOut", 0 0, L_0x146f66f10;  1 drivers
v0x146f40050_0 .net "data", 0 0, L_0x146f67420;  1 drivers
v0x146f40120_0 .net "out", 0 0, L_0x146f446c0;  1 drivers
v0x146f401b0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f40240_0 .net "sel", 0 0, L_0x146f69380;  alias, 1 drivers
S_0x146f3f880 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f3f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f66f10 .functor NAND 1, L_0x146f66e60, L_0x146f66fc0, C4<1>, C4<1>;
L_0x146f66fc0 .functor NAND 1, L_0x146f670b0, L_0x146f66f10, C4<1>, C4<1>;
v0x146f3fab0_0 .net "C2", 0 0, L_0x146f66fc0;  1 drivers
v0x146f3fb60_0 .net "In1", 0 0, L_0x146f66e60;  alias, 1 drivers
v0x146f3fc00_0 .net "In2", 0 0, L_0x146f670b0;  alias, 1 drivers
v0x146f3fcb0_0 .net "OutSR", 0 0, L_0x146f66f10;  alias, 1 drivers
S_0x146f40320 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x146f3daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f67500 .functor NAND 1, L_0x146f67a00, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f67790 .functor NAND 1, L_0x146f67500, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f67880 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f678f0 .functor AND 1, L_0x146f675b0, L_0x146f69380, L_0x146f67880, C4<1>;
v0x146f40a70_0 .net "C1", 0 0, L_0x146f67500;  1 drivers
v0x146f40b10_0 .net "C2", 0 0, L_0x146f67790;  1 drivers
v0x146f40bc0_0 .net "C3", 0 0, L_0x146f67880;  1 drivers
v0x146f40c70_0 .net "TempOut", 0 0, L_0x146f675b0;  1 drivers
v0x146f40d20_0 .net "data", 0 0, L_0x146f67a00;  1 drivers
v0x146f40df0_0 .net "out", 0 0, L_0x146f678f0;  1 drivers
v0x146f40e80_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f40f10_0 .net "sel", 0 0, L_0x146f69380;  alias, 1 drivers
S_0x146f40540 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f40320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f675b0 .functor NAND 1, L_0x146f67500, L_0x146f67680, C4<1>, C4<1>;
L_0x146f67680 .functor NAND 1, L_0x146f67790, L_0x146f675b0, C4<1>, C4<1>;
v0x146f40780_0 .net "C2", 0 0, L_0x146f67680;  1 drivers
v0x146f40830_0 .net "In1", 0 0, L_0x146f67500;  alias, 1 drivers
v0x146f408d0_0 .net "In2", 0 0, L_0x146f67790;  alias, 1 drivers
v0x146f40980_0 .net "OutSR", 0 0, L_0x146f675b0;  alias, 1 drivers
S_0x146f40fd0 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x146f3daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f67ae0 .functor NAND 1, L_0x146f67fc0, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f67d50 .functor NAND 1, L_0x146f67ae0, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f67e40 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f67eb0 .functor AND 1, L_0x146f67b90, L_0x146f69380, L_0x146f67e40, C4<1>;
v0x146f41740_0 .net "C1", 0 0, L_0x146f67ae0;  1 drivers
v0x146f417e0_0 .net "C2", 0 0, L_0x146f67d50;  1 drivers
v0x146f41890_0 .net "C3", 0 0, L_0x146f67e40;  1 drivers
v0x146f41940_0 .net "TempOut", 0 0, L_0x146f67b90;  1 drivers
v0x146f419f0_0 .net "data", 0 0, L_0x146f67fc0;  1 drivers
v0x146f41ac0_0 .net "out", 0 0, L_0x146f67eb0;  1 drivers
v0x146f41b50_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f41be0_0 .net "sel", 0 0, L_0x146f69380;  alias, 1 drivers
S_0x146f41230 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f40fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f67b90 .functor NAND 1, L_0x146f67ae0, L_0x146f67c40, C4<1>, C4<1>;
L_0x146f67c40 .functor NAND 1, L_0x146f67d50, L_0x146f67b90, C4<1>, C4<1>;
v0x146f41460_0 .net "C2", 0 0, L_0x146f67c40;  1 drivers
v0x146f41500_0 .net "In1", 0 0, L_0x146f67ae0;  alias, 1 drivers
v0x146f415a0_0 .net "In2", 0 0, L_0x146f67d50;  alias, 1 drivers
v0x146f41650_0 .net "OutSR", 0 0, L_0x146f67b90;  alias, 1 drivers
S_0x146f41d20 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x146f3daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f680d0 .functor NAND 1, L_0x146f68590, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f68320 .functor NAND 1, L_0x146f680d0, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f68410 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f68480 .functor AND 1, L_0x146f68180, L_0x146f69380, L_0x146f68410, C4<1>;
v0x146f42430_0 .net "C1", 0 0, L_0x146f680d0;  1 drivers
v0x146f424d0_0 .net "C2", 0 0, L_0x146f68320;  1 drivers
v0x146f42580_0 .net "C3", 0 0, L_0x146f68410;  1 drivers
v0x146f42630_0 .net "TempOut", 0 0, L_0x146f68180;  1 drivers
v0x146f426e0_0 .net "data", 0 0, L_0x146f68590;  1 drivers
v0x146f427b0_0 .net "out", 0 0, L_0x146f68480;  1 drivers
v0x146f42840_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f428d0_0 .net "sel", 0 0, L_0x146f69380;  alias, 1 drivers
S_0x146f41f40 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f41d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f68180 .functor NAND 1, L_0x146f680d0, L_0x146f68230, C4<1>, C4<1>;
L_0x146f68230 .functor NAND 1, L_0x146f68320, L_0x146f68180, C4<1>, C4<1>;
v0x146f42150_0 .net "C2", 0 0, L_0x146f68230;  1 drivers
v0x146f421f0_0 .net "In1", 0 0, L_0x146f680d0;  alias, 1 drivers
v0x146f42290_0 .net "In2", 0 0, L_0x146f68320;  alias, 1 drivers
v0x146f42340_0 .net "OutSR", 0 0, L_0x146f68180;  alias, 1 drivers
S_0x146f42990 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x146f3daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f68670 .functor NAND 1, L_0x146f68b50, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f688e0 .functor NAND 1, L_0x146f68670, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f689d0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f68a40 .functor AND 1, L_0x146f68720, L_0x146f69380, L_0x146f689d0, C4<1>;
v0x146f430e0_0 .net "C1", 0 0, L_0x146f68670;  1 drivers
v0x146f43180_0 .net "C2", 0 0, L_0x146f688e0;  1 drivers
v0x146f43230_0 .net "C3", 0 0, L_0x146f689d0;  1 drivers
v0x146f432e0_0 .net "TempOut", 0 0, L_0x146f68720;  1 drivers
v0x146f43390_0 .net "data", 0 0, L_0x146f68b50;  1 drivers
v0x146f43460_0 .net "out", 0 0, L_0x146f68a40;  1 drivers
v0x146f434f0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f43580_0 .net "sel", 0 0, L_0x146f69380;  alias, 1 drivers
S_0x146f42bb0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f42990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f68720 .functor NAND 1, L_0x146f68670, L_0x146f687d0, C4<1>, C4<1>;
L_0x146f687d0 .functor NAND 1, L_0x146f688e0, L_0x146f68720, C4<1>, C4<1>;
v0x146f42df0_0 .net "C2", 0 0, L_0x146f687d0;  1 drivers
v0x146f42ea0_0 .net "In1", 0 0, L_0x146f68670;  alias, 1 drivers
v0x146f42f40_0 .net "In2", 0 0, L_0x146f688e0;  alias, 1 drivers
v0x146f42ff0_0 .net "OutSR", 0 0, L_0x146f68720;  alias, 1 drivers
S_0x146f43640 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x146f3daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f68c70 .functor NAND 1, L_0x146f671a0, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f68ec0 .functor NAND 1, L_0x146f68c70, L_0x146f69380, v0x146f591c0_0, C4<1>;
L_0x146f68fb0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f69020 .functor AND 1, L_0x146f68d20, L_0x146f69380, L_0x146f68fb0, C4<1>;
v0x146f43d90_0 .net "C1", 0 0, L_0x146f68c70;  1 drivers
v0x146f43e30_0 .net "C2", 0 0, L_0x146f68ec0;  1 drivers
v0x146f43ee0_0 .net "C3", 0 0, L_0x146f68fb0;  1 drivers
v0x146f43f90_0 .net "TempOut", 0 0, L_0x146f68d20;  1 drivers
v0x146f44040_0 .net "data", 0 0, L_0x146f671a0;  1 drivers
v0x146f44110_0 .net "out", 0 0, L_0x146f69020;  1 drivers
v0x146f441a0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f44230_0 .net "sel", 0 0, L_0x146f69380;  alias, 1 drivers
S_0x146f43860 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f43640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f68d20 .functor NAND 1, L_0x146f68c70, L_0x146f68dd0, C4<1>, C4<1>;
L_0x146f68dd0 .functor NAND 1, L_0x146f68ec0, L_0x146f68d20, C4<1>, C4<1>;
v0x146f43aa0_0 .net "C2", 0 0, L_0x146f68dd0;  1 drivers
v0x146f43b50_0 .net "In1", 0 0, L_0x146f68c70;  alias, 1 drivers
v0x146f43bf0_0 .net "In2", 0 0, L_0x146f68ec0;  alias, 1 drivers
v0x146f43ca0_0 .net "OutSR", 0 0, L_0x146f68d20;  alias, 1 drivers
S_0x146f44750 .scope module, "word5" "word8bit" 3 179, 3 6 0, S_0x146f08340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x146f4af30_0 .net "data_in", 7 0, v0x146f590a0_0;  alias, 1 drivers
v0x146f4afe0_0 .net8 "data_out", 7 0, RS_0x148029ab0;  alias, 8 drivers
v0x146f4b080_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f4b110_0 .net "sel", 0 0, L_0x146f6c390;  1 drivers
L_0x146f69890 .part v0x146f590a0_0, 0, 1;
L_0x146f69dd0 .part v0x146f590a0_0, 1, 1;
L_0x146f6a430 .part v0x146f590a0_0, 2, 1;
L_0x146f6aa10 .part v0x146f590a0_0, 3, 1;
L_0x146f6afd0 .part v0x146f590a0_0, 4, 1;
L_0x146f6b5a0 .part v0x146f590a0_0, 5, 1;
L_0x146f6bb60 .part v0x146f590a0_0, 6, 1;
L_0x146f6a1b0 .part v0x146f590a0_0, 7, 1;
LS_0x146f6a290_0_0 .concat8 [ 1 1 1 1], L_0x146f697a0, L_0x146f69ce0, L_0x146f4b210, L_0x146f6a900;
LS_0x146f6a290_0_4 .concat8 [ 1 1 1 1], L_0x146f6aec0, L_0x146f6b490, L_0x146f6ba50, L_0x146f6c030;
L_0x146f6a290 .concat8 [ 4 4 0 0], LS_0x146f6a290_0_0, LS_0x146f6a290_0_4;
S_0x146f44920 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x146f44750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f69470 .functor NAND 1, L_0x146f69890, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f69640 .functor NAND 1, L_0x146f69470, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f69730 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f697a0 .functor AND 1, L_0x146f694e0, L_0x146f6c390, L_0x146f69730, C4<1>;
v0x146f45050_0 .net "C1", 0 0, L_0x146f69470;  1 drivers
v0x146f450f0_0 .net "C2", 0 0, L_0x146f69640;  1 drivers
v0x146f451a0_0 .net "C3", 0 0, L_0x146f69730;  1 drivers
v0x146f45250_0 .net "TempOut", 0 0, L_0x146f694e0;  1 drivers
v0x146f45300_0 .net "data", 0 0, L_0x146f69890;  1 drivers
v0x146f453d0_0 .net "out", 0 0, L_0x146f697a0;  1 drivers
v0x146f45460_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f454f0_0 .net "sel", 0 0, L_0x146f6c390;  alias, 1 drivers
S_0x146f44b40 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f44920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f694e0 .functor NAND 1, L_0x146f69470, L_0x146f69550, C4<1>, C4<1>;
L_0x146f69550 .functor NAND 1, L_0x146f69640, L_0x146f694e0, C4<1>, C4<1>;
v0x146f44d70_0 .net "C2", 0 0, L_0x146f69550;  1 drivers
v0x146f44e10_0 .net "In1", 0 0, L_0x146f69470;  alias, 1 drivers
v0x146f44eb0_0 .net "In2", 0 0, L_0x146f69640;  alias, 1 drivers
v0x146f44f60_0 .net "OutSR", 0 0, L_0x146f694e0;  alias, 1 drivers
S_0x146f455c0 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x146f44750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f69930 .functor NAND 1, L_0x146f69dd0, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f69b80 .functor NAND 1, L_0x146f69930, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f69c70 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f69ce0 .functor AND 1, L_0x146f699e0, L_0x146f6c390, L_0x146f69c70, C4<1>;
v0x146f45d10_0 .net "C1", 0 0, L_0x146f69930;  1 drivers
v0x146f45db0_0 .net "C2", 0 0, L_0x146f69b80;  1 drivers
v0x146f45e60_0 .net "C3", 0 0, L_0x146f69c70;  1 drivers
v0x146f45f10_0 .net "TempOut", 0 0, L_0x146f699e0;  1 drivers
v0x146f45fc0_0 .net "data", 0 0, L_0x146f69dd0;  1 drivers
v0x146f46090_0 .net "out", 0 0, L_0x146f69ce0;  1 drivers
v0x146f46120_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f461b0_0 .net "sel", 0 0, L_0x146f6c390;  alias, 1 drivers
S_0x146f457f0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f455c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f699e0 .functor NAND 1, L_0x146f69930, L_0x146f69a90, C4<1>, C4<1>;
L_0x146f69a90 .functor NAND 1, L_0x146f69b80, L_0x146f699e0, C4<1>, C4<1>;
v0x146f45a20_0 .net "C2", 0 0, L_0x146f69a90;  1 drivers
v0x146f45ad0_0 .net "In1", 0 0, L_0x146f69930;  alias, 1 drivers
v0x146f45b70_0 .net "In2", 0 0, L_0x146f69b80;  alias, 1 drivers
v0x146f45c20_0 .net "OutSR", 0 0, L_0x146f699e0;  alias, 1 drivers
S_0x146f46280 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x146f44750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f69e70 .functor NAND 1, L_0x146f6a430, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f6a0c0 .functor NAND 1, L_0x146f69e70, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f4b1a0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f4b210 .functor AND 1, L_0x146f69f20, L_0x146f6c390, L_0x146f4b1a0, C4<1>;
v0x146f469e0_0 .net "C1", 0 0, L_0x146f69e70;  1 drivers
v0x146f46a80_0 .net "C2", 0 0, L_0x146f6a0c0;  1 drivers
v0x146f46b30_0 .net "C3", 0 0, L_0x146f4b1a0;  1 drivers
v0x146f46be0_0 .net "TempOut", 0 0, L_0x146f69f20;  1 drivers
v0x146f46c90_0 .net "data", 0 0, L_0x146f6a430;  1 drivers
v0x146f46d60_0 .net "out", 0 0, L_0x146f4b210;  1 drivers
v0x146f46df0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f46e80_0 .net "sel", 0 0, L_0x146f6c390;  alias, 1 drivers
S_0x146f464c0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f46280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f69f20 .functor NAND 1, L_0x146f69e70, L_0x146f69fd0, C4<1>, C4<1>;
L_0x146f69fd0 .functor NAND 1, L_0x146f6a0c0, L_0x146f69f20, C4<1>, C4<1>;
v0x146f466f0_0 .net "C2", 0 0, L_0x146f69fd0;  1 drivers
v0x146f467a0_0 .net "In1", 0 0, L_0x146f69e70;  alias, 1 drivers
v0x146f46840_0 .net "In2", 0 0, L_0x146f6a0c0;  alias, 1 drivers
v0x146f468f0_0 .net "OutSR", 0 0, L_0x146f69f20;  alias, 1 drivers
S_0x146f46f60 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x146f44750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6a510 .functor NAND 1, L_0x146f6aa10, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f6a7a0 .functor NAND 1, L_0x146f6a510, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f6a890 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6a900 .functor AND 1, L_0x146f6a5c0, L_0x146f6c390, L_0x146f6a890, C4<1>;
v0x146f476b0_0 .net "C1", 0 0, L_0x146f6a510;  1 drivers
v0x146f47750_0 .net "C2", 0 0, L_0x146f6a7a0;  1 drivers
v0x146f47800_0 .net "C3", 0 0, L_0x146f6a890;  1 drivers
v0x146f478b0_0 .net "TempOut", 0 0, L_0x146f6a5c0;  1 drivers
v0x146f47960_0 .net "data", 0 0, L_0x146f6aa10;  1 drivers
v0x146f47a30_0 .net "out", 0 0, L_0x146f6a900;  1 drivers
v0x146f47ac0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f47b50_0 .net "sel", 0 0, L_0x146f6c390;  alias, 1 drivers
S_0x146f47180 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f46f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6a5c0 .functor NAND 1, L_0x146f6a510, L_0x146f6a690, C4<1>, C4<1>;
L_0x146f6a690 .functor NAND 1, L_0x146f6a7a0, L_0x146f6a5c0, C4<1>, C4<1>;
v0x146f473c0_0 .net "C2", 0 0, L_0x146f6a690;  1 drivers
v0x146f47470_0 .net "In1", 0 0, L_0x146f6a510;  alias, 1 drivers
v0x146f47510_0 .net "In2", 0 0, L_0x146f6a7a0;  alias, 1 drivers
v0x146f475c0_0 .net "OutSR", 0 0, L_0x146f6a5c0;  alias, 1 drivers
S_0x146f47c10 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x146f44750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6aaf0 .functor NAND 1, L_0x146f6afd0, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f6ad60 .functor NAND 1, L_0x146f6aaf0, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f6ae50 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6aec0 .functor AND 1, L_0x146f6aba0, L_0x146f6c390, L_0x146f6ae50, C4<1>;
v0x146f48380_0 .net "C1", 0 0, L_0x146f6aaf0;  1 drivers
v0x146f48420_0 .net "C2", 0 0, L_0x146f6ad60;  1 drivers
v0x146f484d0_0 .net "C3", 0 0, L_0x146f6ae50;  1 drivers
v0x146f48580_0 .net "TempOut", 0 0, L_0x146f6aba0;  1 drivers
v0x146f48630_0 .net "data", 0 0, L_0x146f6afd0;  1 drivers
v0x146f48700_0 .net "out", 0 0, L_0x146f6aec0;  1 drivers
v0x146f48790_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f48820_0 .net "sel", 0 0, L_0x146f6c390;  alias, 1 drivers
S_0x146f47e70 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f47c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6aba0 .functor NAND 1, L_0x146f6aaf0, L_0x146f6ac50, C4<1>, C4<1>;
L_0x146f6ac50 .functor NAND 1, L_0x146f6ad60, L_0x146f6aba0, C4<1>, C4<1>;
v0x146f480a0_0 .net "C2", 0 0, L_0x146f6ac50;  1 drivers
v0x146f48140_0 .net "In1", 0 0, L_0x146f6aaf0;  alias, 1 drivers
v0x146f481e0_0 .net "In2", 0 0, L_0x146f6ad60;  alias, 1 drivers
v0x146f48290_0 .net "OutSR", 0 0, L_0x146f6aba0;  alias, 1 drivers
S_0x146f48960 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x146f44750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6b0e0 .functor NAND 1, L_0x146f6b5a0, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f6b330 .functor NAND 1, L_0x146f6b0e0, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f6b420 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6b490 .functor AND 1, L_0x146f6b190, L_0x146f6c390, L_0x146f6b420, C4<1>;
v0x146f49070_0 .net "C1", 0 0, L_0x146f6b0e0;  1 drivers
v0x146f49110_0 .net "C2", 0 0, L_0x146f6b330;  1 drivers
v0x146f491c0_0 .net "C3", 0 0, L_0x146f6b420;  1 drivers
v0x146f49270_0 .net "TempOut", 0 0, L_0x146f6b190;  1 drivers
v0x146f49320_0 .net "data", 0 0, L_0x146f6b5a0;  1 drivers
v0x146f493f0_0 .net "out", 0 0, L_0x146f6b490;  1 drivers
v0x146f49480_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f49510_0 .net "sel", 0 0, L_0x146f6c390;  alias, 1 drivers
S_0x146f48b80 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f48960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6b190 .functor NAND 1, L_0x146f6b0e0, L_0x146f6b240, C4<1>, C4<1>;
L_0x146f6b240 .functor NAND 1, L_0x146f6b330, L_0x146f6b190, C4<1>, C4<1>;
v0x146f48d90_0 .net "C2", 0 0, L_0x146f6b240;  1 drivers
v0x146f48e30_0 .net "In1", 0 0, L_0x146f6b0e0;  alias, 1 drivers
v0x146f48ed0_0 .net "In2", 0 0, L_0x146f6b330;  alias, 1 drivers
v0x146f48f80_0 .net "OutSR", 0 0, L_0x146f6b190;  alias, 1 drivers
S_0x146f495d0 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x146f44750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6b680 .functor NAND 1, L_0x146f6bb60, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f6b8f0 .functor NAND 1, L_0x146f6b680, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f6b9e0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6ba50 .functor AND 1, L_0x146f6b730, L_0x146f6c390, L_0x146f6b9e0, C4<1>;
v0x146f49d20_0 .net "C1", 0 0, L_0x146f6b680;  1 drivers
v0x146f49dc0_0 .net "C2", 0 0, L_0x146f6b8f0;  1 drivers
v0x146f49e70_0 .net "C3", 0 0, L_0x146f6b9e0;  1 drivers
v0x146f49f20_0 .net "TempOut", 0 0, L_0x146f6b730;  1 drivers
v0x146f49fd0_0 .net "data", 0 0, L_0x146f6bb60;  1 drivers
v0x146f4a0a0_0 .net "out", 0 0, L_0x146f6ba50;  1 drivers
v0x146f4a130_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f4a1c0_0 .net "sel", 0 0, L_0x146f6c390;  alias, 1 drivers
S_0x146f497f0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f495d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6b730 .functor NAND 1, L_0x146f6b680, L_0x146f6b7e0, C4<1>, C4<1>;
L_0x146f6b7e0 .functor NAND 1, L_0x146f6b8f0, L_0x146f6b730, C4<1>, C4<1>;
v0x146f49a30_0 .net "C2", 0 0, L_0x146f6b7e0;  1 drivers
v0x146f49ae0_0 .net "In1", 0 0, L_0x146f6b680;  alias, 1 drivers
v0x146f49b80_0 .net "In2", 0 0, L_0x146f6b8f0;  alias, 1 drivers
v0x146f49c30_0 .net "OutSR", 0 0, L_0x146f6b730;  alias, 1 drivers
S_0x146f4a280 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x146f44750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6bc80 .functor NAND 1, L_0x146f6a1b0, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f6bed0 .functor NAND 1, L_0x146f6bc80, L_0x146f6c390, v0x146f591c0_0, C4<1>;
L_0x146f6bfc0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6c030 .functor AND 1, L_0x146f6bd30, L_0x146f6c390, L_0x146f6bfc0, C4<1>;
v0x146f4a9d0_0 .net "C1", 0 0, L_0x146f6bc80;  1 drivers
v0x146f4aa70_0 .net "C2", 0 0, L_0x146f6bed0;  1 drivers
v0x146f4ab20_0 .net "C3", 0 0, L_0x146f6bfc0;  1 drivers
v0x146f4abd0_0 .net "TempOut", 0 0, L_0x146f6bd30;  1 drivers
v0x146f4ac80_0 .net "data", 0 0, L_0x146f6a1b0;  1 drivers
v0x146f4ad50_0 .net "out", 0 0, L_0x146f6c030;  1 drivers
v0x146f4ade0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f4ae70_0 .net "sel", 0 0, L_0x146f6c390;  alias, 1 drivers
S_0x146f4a4a0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f4a280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6bd30 .functor NAND 1, L_0x146f6bc80, L_0x146f6bde0, C4<1>, C4<1>;
L_0x146f6bde0 .functor NAND 1, L_0x146f6bed0, L_0x146f6bd30, C4<1>, C4<1>;
v0x146f4a6e0_0 .net "C2", 0 0, L_0x146f6bde0;  1 drivers
v0x146f4a790_0 .net "In1", 0 0, L_0x146f6bc80;  alias, 1 drivers
v0x146f4a830_0 .net "In2", 0 0, L_0x146f6bed0;  alias, 1 drivers
v0x146f4a8e0_0 .net "OutSR", 0 0, L_0x146f6bd30;  alias, 1 drivers
S_0x146f4b2f0 .scope module, "word6" "word8bit" 3 186, 3 6 0, S_0x146f08340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x146f51af0_0 .net "data_in", 7 0, v0x146f590a0_0;  alias, 1 drivers
v0x146f51ba0_0 .net8 "data_out", 7 0, RS_0x148029ab0;  alias, 8 drivers
v0x146f51c40_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f51cd0_0 .net "sel", 0 0, L_0x146f6f490;  1 drivers
L_0x146f6c890 .part v0x146f590a0_0, 0, 1;
L_0x146f6cdd0 .part v0x146f590a0_0, 1, 1;
L_0x146f6d430 .part v0x146f590a0_0, 2, 1;
L_0x146f6da10 .part v0x146f590a0_0, 3, 1;
L_0x146f6dfd0 .part v0x146f590a0_0, 4, 1;
L_0x146f6e5a0 .part v0x146f590a0_0, 5, 1;
L_0x146f6eb60 .part v0x146f590a0_0, 6, 1;
L_0x146f6d1b0 .part v0x146f590a0_0, 7, 1;
LS_0x146f6d290_0_0 .concat8 [ 1 1 1 1], L_0x146f6c7a0, L_0x146f6cce0, L_0x146f51dd0, L_0x146f6d900;
LS_0x146f6d290_0_4 .concat8 [ 1 1 1 1], L_0x146f6dec0, L_0x146f6e490, L_0x146f6ea50, L_0x146f6f030;
L_0x146f6d290 .concat8 [ 4 4 0 0], LS_0x146f6d290_0_0, LS_0x146f6d290_0_4;
S_0x146f4b4c0 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x146f4b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6c430 .functor NAND 1, L_0x146f6c890, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6c640 .functor NAND 1, L_0x146f6c430, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6c730 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6c7a0 .functor AND 1, L_0x146f6c4a0, L_0x146f6f490, L_0x146f6c730, C4<1>;
v0x146f4bc10_0 .net "C1", 0 0, L_0x146f6c430;  1 drivers
v0x146f4bcb0_0 .net "C2", 0 0, L_0x146f6c640;  1 drivers
v0x146f4bd60_0 .net "C3", 0 0, L_0x146f6c730;  1 drivers
v0x146f4be10_0 .net "TempOut", 0 0, L_0x146f6c4a0;  1 drivers
v0x146f4bec0_0 .net "data", 0 0, L_0x146f6c890;  1 drivers
v0x146f4bf90_0 .net "out", 0 0, L_0x146f6c7a0;  1 drivers
v0x146f4c020_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f4c0b0_0 .net "sel", 0 0, L_0x146f6f490;  alias, 1 drivers
S_0x146f4b6e0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f4b4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6c4a0 .functor NAND 1, L_0x146f6c430, L_0x146f6c550, C4<1>, C4<1>;
L_0x146f6c550 .functor NAND 1, L_0x146f6c640, L_0x146f6c4a0, C4<1>, C4<1>;
v0x146f4b920_0 .net "C2", 0 0, L_0x146f6c550;  1 drivers
v0x146f4b9d0_0 .net "In1", 0 0, L_0x146f6c430;  alias, 1 drivers
v0x146f4ba70_0 .net "In2", 0 0, L_0x146f6c640;  alias, 1 drivers
v0x146f4bb20_0 .net "OutSR", 0 0, L_0x146f6c4a0;  alias, 1 drivers
S_0x146f4c180 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x146f4b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6c930 .functor NAND 1, L_0x146f6cdd0, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6cb80 .functor NAND 1, L_0x146f6c930, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6cc70 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6cce0 .functor AND 1, L_0x146f6c9e0, L_0x146f6f490, L_0x146f6cc70, C4<1>;
v0x146f4c8d0_0 .net "C1", 0 0, L_0x146f6c930;  1 drivers
v0x146f4c970_0 .net "C2", 0 0, L_0x146f6cb80;  1 drivers
v0x146f4ca20_0 .net "C3", 0 0, L_0x146f6cc70;  1 drivers
v0x146f4cad0_0 .net "TempOut", 0 0, L_0x146f6c9e0;  1 drivers
v0x146f4cb80_0 .net "data", 0 0, L_0x146f6cdd0;  1 drivers
v0x146f4cc50_0 .net "out", 0 0, L_0x146f6cce0;  1 drivers
v0x146f4cce0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f4cd70_0 .net "sel", 0 0, L_0x146f6f490;  alias, 1 drivers
S_0x146f4c3b0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f4c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6c9e0 .functor NAND 1, L_0x146f6c930, L_0x146f6ca90, C4<1>, C4<1>;
L_0x146f6ca90 .functor NAND 1, L_0x146f6cb80, L_0x146f6c9e0, C4<1>, C4<1>;
v0x146f4c5e0_0 .net "C2", 0 0, L_0x146f6ca90;  1 drivers
v0x146f4c690_0 .net "In1", 0 0, L_0x146f6c930;  alias, 1 drivers
v0x146f4c730_0 .net "In2", 0 0, L_0x146f6cb80;  alias, 1 drivers
v0x146f4c7e0_0 .net "OutSR", 0 0, L_0x146f6c9e0;  alias, 1 drivers
S_0x146f4ce40 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x146f4b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6ce70 .functor NAND 1, L_0x146f6d430, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6d0c0 .functor NAND 1, L_0x146f6ce70, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f51d60 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f51dd0 .functor AND 1, L_0x146f6cf20, L_0x146f6f490, L_0x146f51d60, C4<1>;
v0x146f4d5a0_0 .net "C1", 0 0, L_0x146f6ce70;  1 drivers
v0x146f4d640_0 .net "C2", 0 0, L_0x146f6d0c0;  1 drivers
v0x146f4d6f0_0 .net "C3", 0 0, L_0x146f51d60;  1 drivers
v0x146f4d7a0_0 .net "TempOut", 0 0, L_0x146f6cf20;  1 drivers
v0x146f4d850_0 .net "data", 0 0, L_0x146f6d430;  1 drivers
v0x146f4d920_0 .net "out", 0 0, L_0x146f51dd0;  1 drivers
v0x146f4d9b0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f4da40_0 .net "sel", 0 0, L_0x146f6f490;  alias, 1 drivers
S_0x146f4d080 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f4ce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6cf20 .functor NAND 1, L_0x146f6ce70, L_0x146f6cfd0, C4<1>, C4<1>;
L_0x146f6cfd0 .functor NAND 1, L_0x146f6d0c0, L_0x146f6cf20, C4<1>, C4<1>;
v0x146f4d2b0_0 .net "C2", 0 0, L_0x146f6cfd0;  1 drivers
v0x146f4d360_0 .net "In1", 0 0, L_0x146f6ce70;  alias, 1 drivers
v0x146f4d400_0 .net "In2", 0 0, L_0x146f6d0c0;  alias, 1 drivers
v0x146f4d4b0_0 .net "OutSR", 0 0, L_0x146f6cf20;  alias, 1 drivers
S_0x146f4db20 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x146f4b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6d510 .functor NAND 1, L_0x146f6da10, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6d7a0 .functor NAND 1, L_0x146f6d510, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6d890 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6d900 .functor AND 1, L_0x146f6d5c0, L_0x146f6f490, L_0x146f6d890, C4<1>;
v0x146f4e270_0 .net "C1", 0 0, L_0x146f6d510;  1 drivers
v0x146f4e310_0 .net "C2", 0 0, L_0x146f6d7a0;  1 drivers
v0x146f4e3c0_0 .net "C3", 0 0, L_0x146f6d890;  1 drivers
v0x146f4e470_0 .net "TempOut", 0 0, L_0x146f6d5c0;  1 drivers
v0x146f4e520_0 .net "data", 0 0, L_0x146f6da10;  1 drivers
v0x146f4e5f0_0 .net "out", 0 0, L_0x146f6d900;  1 drivers
v0x146f4e680_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f4e710_0 .net "sel", 0 0, L_0x146f6f490;  alias, 1 drivers
S_0x146f4dd40 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f4db20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6d5c0 .functor NAND 1, L_0x146f6d510, L_0x146f6d690, C4<1>, C4<1>;
L_0x146f6d690 .functor NAND 1, L_0x146f6d7a0, L_0x146f6d5c0, C4<1>, C4<1>;
v0x146f4df80_0 .net "C2", 0 0, L_0x146f6d690;  1 drivers
v0x146f4e030_0 .net "In1", 0 0, L_0x146f6d510;  alias, 1 drivers
v0x146f4e0d0_0 .net "In2", 0 0, L_0x146f6d7a0;  alias, 1 drivers
v0x146f4e180_0 .net "OutSR", 0 0, L_0x146f6d5c0;  alias, 1 drivers
S_0x146f4e7d0 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x146f4b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6daf0 .functor NAND 1, L_0x146f6dfd0, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6dd60 .functor NAND 1, L_0x146f6daf0, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6de50 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6dec0 .functor AND 1, L_0x146f6dba0, L_0x146f6f490, L_0x146f6de50, C4<1>;
v0x146f4ef40_0 .net "C1", 0 0, L_0x146f6daf0;  1 drivers
v0x146f4efe0_0 .net "C2", 0 0, L_0x146f6dd60;  1 drivers
v0x146f4f090_0 .net "C3", 0 0, L_0x146f6de50;  1 drivers
v0x146f4f140_0 .net "TempOut", 0 0, L_0x146f6dba0;  1 drivers
v0x146f4f1f0_0 .net "data", 0 0, L_0x146f6dfd0;  1 drivers
v0x146f4f2c0_0 .net "out", 0 0, L_0x146f6dec0;  1 drivers
v0x146f4f350_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f4f3e0_0 .net "sel", 0 0, L_0x146f6f490;  alias, 1 drivers
S_0x146f4ea30 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f4e7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6dba0 .functor NAND 1, L_0x146f6daf0, L_0x146f6dc50, C4<1>, C4<1>;
L_0x146f6dc50 .functor NAND 1, L_0x146f6dd60, L_0x146f6dba0, C4<1>, C4<1>;
v0x146f4ec60_0 .net "C2", 0 0, L_0x146f6dc50;  1 drivers
v0x146f4ed00_0 .net "In1", 0 0, L_0x146f6daf0;  alias, 1 drivers
v0x146f4eda0_0 .net "In2", 0 0, L_0x146f6dd60;  alias, 1 drivers
v0x146f4ee50_0 .net "OutSR", 0 0, L_0x146f6dba0;  alias, 1 drivers
S_0x146f4f520 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x146f4b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6e0e0 .functor NAND 1, L_0x146f6e5a0, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6e330 .functor NAND 1, L_0x146f6e0e0, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6e420 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6e490 .functor AND 1, L_0x146f6e190, L_0x146f6f490, L_0x146f6e420, C4<1>;
v0x146f4fc30_0 .net "C1", 0 0, L_0x146f6e0e0;  1 drivers
v0x146f4fcd0_0 .net "C2", 0 0, L_0x146f6e330;  1 drivers
v0x146f4fd80_0 .net "C3", 0 0, L_0x146f6e420;  1 drivers
v0x146f4fe30_0 .net "TempOut", 0 0, L_0x146f6e190;  1 drivers
v0x146f4fee0_0 .net "data", 0 0, L_0x146f6e5a0;  1 drivers
v0x146f4ffb0_0 .net "out", 0 0, L_0x146f6e490;  1 drivers
v0x146f50040_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f500d0_0 .net "sel", 0 0, L_0x146f6f490;  alias, 1 drivers
S_0x146f4f740 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f4f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6e190 .functor NAND 1, L_0x146f6e0e0, L_0x146f6e240, C4<1>, C4<1>;
L_0x146f6e240 .functor NAND 1, L_0x146f6e330, L_0x146f6e190, C4<1>, C4<1>;
v0x146f4f950_0 .net "C2", 0 0, L_0x146f6e240;  1 drivers
v0x146f4f9f0_0 .net "In1", 0 0, L_0x146f6e0e0;  alias, 1 drivers
v0x146f4fa90_0 .net "In2", 0 0, L_0x146f6e330;  alias, 1 drivers
v0x146f4fb40_0 .net "OutSR", 0 0, L_0x146f6e190;  alias, 1 drivers
S_0x146f50190 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x146f4b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6e680 .functor NAND 1, L_0x146f6eb60, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6e8f0 .functor NAND 1, L_0x146f6e680, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6e9e0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6ea50 .functor AND 1, L_0x146f6e730, L_0x146f6f490, L_0x146f6e9e0, C4<1>;
v0x146f508e0_0 .net "C1", 0 0, L_0x146f6e680;  1 drivers
v0x146f50980_0 .net "C2", 0 0, L_0x146f6e8f0;  1 drivers
v0x146f50a30_0 .net "C3", 0 0, L_0x146f6e9e0;  1 drivers
v0x146f50ae0_0 .net "TempOut", 0 0, L_0x146f6e730;  1 drivers
v0x146f50b90_0 .net "data", 0 0, L_0x146f6eb60;  1 drivers
v0x146f50c60_0 .net "out", 0 0, L_0x146f6ea50;  1 drivers
v0x146f50cf0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f50d80_0 .net "sel", 0 0, L_0x146f6f490;  alias, 1 drivers
S_0x146f503b0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f50190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6e730 .functor NAND 1, L_0x146f6e680, L_0x146f6e7e0, C4<1>, C4<1>;
L_0x146f6e7e0 .functor NAND 1, L_0x146f6e8f0, L_0x146f6e730, C4<1>, C4<1>;
v0x146f505f0_0 .net "C2", 0 0, L_0x146f6e7e0;  1 drivers
v0x146f506a0_0 .net "In1", 0 0, L_0x146f6e680;  alias, 1 drivers
v0x146f50740_0 .net "In2", 0 0, L_0x146f6e8f0;  alias, 1 drivers
v0x146f507f0_0 .net "OutSR", 0 0, L_0x146f6e730;  alias, 1 drivers
S_0x146f50e40 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x146f4b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6ec80 .functor NAND 1, L_0x146f6d1b0, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6eed0 .functor NAND 1, L_0x146f6ec80, L_0x146f6f490, v0x146f591c0_0, C4<1>;
L_0x146f6efc0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6f030 .functor AND 1, L_0x146f6ed30, L_0x146f6f490, L_0x146f6efc0, C4<1>;
v0x146f51590_0 .net "C1", 0 0, L_0x146f6ec80;  1 drivers
v0x146f51630_0 .net "C2", 0 0, L_0x146f6eed0;  1 drivers
v0x146f516e0_0 .net "C3", 0 0, L_0x146f6efc0;  1 drivers
v0x146f51790_0 .net "TempOut", 0 0, L_0x146f6ed30;  1 drivers
v0x146f51840_0 .net "data", 0 0, L_0x146f6d1b0;  1 drivers
v0x146f51910_0 .net "out", 0 0, L_0x146f6f030;  1 drivers
v0x146f519a0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f51a30_0 .net "sel", 0 0, L_0x146f6f490;  alias, 1 drivers
S_0x146f51060 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f50e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6ed30 .functor NAND 1, L_0x146f6ec80, L_0x146f6ede0, C4<1>, C4<1>;
L_0x146f6ede0 .functor NAND 1, L_0x146f6eed0, L_0x146f6ed30, C4<1>, C4<1>;
v0x146f512a0_0 .net "C2", 0 0, L_0x146f6ede0;  1 drivers
v0x146f51350_0 .net "In1", 0 0, L_0x146f6ec80;  alias, 1 drivers
v0x146f513f0_0 .net "In2", 0 0, L_0x146f6eed0;  alias, 1 drivers
v0x146f514a0_0 .net "OutSR", 0 0, L_0x146f6ed30;  alias, 1 drivers
S_0x146f51eb0 .scope module, "word7" "word8bit" 3 193, 3 6 0, S_0x146f08340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x146f586f0_0 .net "data_in", 7 0, v0x146f590a0_0;  alias, 1 drivers
v0x146f587a0_0 .net8 "data_out", 7 0, RS_0x148029ab0;  alias, 8 drivers
v0x146f58840_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f588d0_0 .net "sel", 0 0, L_0x146f72540;  1 drivers
L_0x146f6fa40 .part v0x146f590a0_0, 0, 1;
L_0x146f6ff80 .part v0x146f590a0_0, 1, 1;
L_0x146f705e0 .part v0x146f590a0_0, 2, 1;
L_0x146f70bc0 .part v0x146f590a0_0, 3, 1;
L_0x146f71180 .part v0x146f590a0_0, 4, 1;
L_0x146f71750 .part v0x146f590a0_0, 5, 1;
L_0x146f71d10 .part v0x146f590a0_0, 6, 1;
L_0x146f70360 .part v0x146f590a0_0, 7, 1;
LS_0x146f70440_0_0 .concat8 [ 1 1 1 1], L_0x146f6f950, L_0x146f6fe90, L_0x146f589d0, L_0x146f70ab0;
LS_0x146f70440_0_4 .concat8 [ 1 1 1 1], L_0x146f71070, L_0x146f71640, L_0x146f71c00, L_0x146f721e0;
L_0x146f70440 .concat8 [ 4 4 0 0], LS_0x146f70440_0_0, LS_0x146f70440_0_4;
S_0x146f52100 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x146f51eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f633c0 .functor NAND 1, L_0x146f6fa40, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f6f7f0 .functor NAND 1, L_0x146f633c0, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f6f8e0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6f950 .functor AND 1, L_0x146f6f690, L_0x146f72540, L_0x146f6f8e0, C4<1>;
v0x146f52810_0 .net "C1", 0 0, L_0x146f633c0;  1 drivers
v0x146f528b0_0 .net "C2", 0 0, L_0x146f6f7f0;  1 drivers
v0x146f52960_0 .net "C3", 0 0, L_0x146f6f8e0;  1 drivers
v0x146f52a10_0 .net "TempOut", 0 0, L_0x146f6f690;  1 drivers
v0x146f52ac0_0 .net "data", 0 0, L_0x146f6fa40;  1 drivers
v0x146f52b90_0 .net "out", 0 0, L_0x146f6f950;  1 drivers
v0x146f52c20_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f52cb0_0 .net "sel", 0 0, L_0x146f72540;  alias, 1 drivers
S_0x146f52320 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f52100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6f690 .functor NAND 1, L_0x146f633c0, L_0x146f6f700, C4<1>, C4<1>;
L_0x146f6f700 .functor NAND 1, L_0x146f6f7f0, L_0x146f6f690, C4<1>, C4<1>;
v0x146f52560_0 .net "C2", 0 0, L_0x146f6f700;  1 drivers
v0x146f52610_0 .net "In1", 0 0, L_0x146f633c0;  alias, 1 drivers
v0x146f526b0_0 .net "In2", 0 0, L_0x146f6f7f0;  alias, 1 drivers
v0x146f52740_0 .net "OutSR", 0 0, L_0x146f6f690;  alias, 1 drivers
S_0x146f52d80 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x146f51eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f6fae0 .functor NAND 1, L_0x146f6ff80, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f6fd30 .functor NAND 1, L_0x146f6fae0, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f6fe20 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f6fe90 .functor AND 1, L_0x146f6fb90, L_0x146f72540, L_0x146f6fe20, C4<1>;
v0x146f534d0_0 .net "C1", 0 0, L_0x146f6fae0;  1 drivers
v0x146f53570_0 .net "C2", 0 0, L_0x146f6fd30;  1 drivers
v0x146f53620_0 .net "C3", 0 0, L_0x146f6fe20;  1 drivers
v0x146f536d0_0 .net "TempOut", 0 0, L_0x146f6fb90;  1 drivers
v0x146f53780_0 .net "data", 0 0, L_0x146f6ff80;  1 drivers
v0x146f53850_0 .net "out", 0 0, L_0x146f6fe90;  1 drivers
v0x146f538e0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f53970_0 .net "sel", 0 0, L_0x146f72540;  alias, 1 drivers
S_0x146f52fb0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f52d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f6fb90 .functor NAND 1, L_0x146f6fae0, L_0x146f6fc40, C4<1>, C4<1>;
L_0x146f6fc40 .functor NAND 1, L_0x146f6fd30, L_0x146f6fb90, C4<1>, C4<1>;
v0x146f531e0_0 .net "C2", 0 0, L_0x146f6fc40;  1 drivers
v0x146f53290_0 .net "In1", 0 0, L_0x146f6fae0;  alias, 1 drivers
v0x146f53330_0 .net "In2", 0 0, L_0x146f6fd30;  alias, 1 drivers
v0x146f533e0_0 .net "OutSR", 0 0, L_0x146f6fb90;  alias, 1 drivers
S_0x146f53a40 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x146f51eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f70020 .functor NAND 1, L_0x146f705e0, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f70270 .functor NAND 1, L_0x146f70020, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f58960 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f589d0 .functor AND 1, L_0x146f700d0, L_0x146f72540, L_0x146f58960, C4<1>;
v0x146f541a0_0 .net "C1", 0 0, L_0x146f70020;  1 drivers
v0x146f54240_0 .net "C2", 0 0, L_0x146f70270;  1 drivers
v0x146f542f0_0 .net "C3", 0 0, L_0x146f58960;  1 drivers
v0x146f543a0_0 .net "TempOut", 0 0, L_0x146f700d0;  1 drivers
v0x146f54450_0 .net "data", 0 0, L_0x146f705e0;  1 drivers
v0x146f54520_0 .net "out", 0 0, L_0x146f589d0;  1 drivers
v0x146f545b0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f54640_0 .net "sel", 0 0, L_0x146f72540;  alias, 1 drivers
S_0x146f53c80 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f53a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f700d0 .functor NAND 1, L_0x146f70020, L_0x146f70180, C4<1>, C4<1>;
L_0x146f70180 .functor NAND 1, L_0x146f70270, L_0x146f700d0, C4<1>, C4<1>;
v0x146f53eb0_0 .net "C2", 0 0, L_0x146f70180;  1 drivers
v0x146f53f60_0 .net "In1", 0 0, L_0x146f70020;  alias, 1 drivers
v0x146f54000_0 .net "In2", 0 0, L_0x146f70270;  alias, 1 drivers
v0x146f540b0_0 .net "OutSR", 0 0, L_0x146f700d0;  alias, 1 drivers
S_0x146f54720 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x146f51eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f706c0 .functor NAND 1, L_0x146f70bc0, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f70950 .functor NAND 1, L_0x146f706c0, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f70a40 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f70ab0 .functor AND 1, L_0x146f70770, L_0x146f72540, L_0x146f70a40, C4<1>;
v0x146f54e70_0 .net "C1", 0 0, L_0x146f706c0;  1 drivers
v0x146f54f10_0 .net "C2", 0 0, L_0x146f70950;  1 drivers
v0x146f54fc0_0 .net "C3", 0 0, L_0x146f70a40;  1 drivers
v0x146f55070_0 .net "TempOut", 0 0, L_0x146f70770;  1 drivers
v0x146f55120_0 .net "data", 0 0, L_0x146f70bc0;  1 drivers
v0x146f551f0_0 .net "out", 0 0, L_0x146f70ab0;  1 drivers
v0x146f55280_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f55310_0 .net "sel", 0 0, L_0x146f72540;  alias, 1 drivers
S_0x146f54940 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f54720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f70770 .functor NAND 1, L_0x146f706c0, L_0x146f70840, C4<1>, C4<1>;
L_0x146f70840 .functor NAND 1, L_0x146f70950, L_0x146f70770, C4<1>, C4<1>;
v0x146f54b80_0 .net "C2", 0 0, L_0x146f70840;  1 drivers
v0x146f54c30_0 .net "In1", 0 0, L_0x146f706c0;  alias, 1 drivers
v0x146f54cd0_0 .net "In2", 0 0, L_0x146f70950;  alias, 1 drivers
v0x146f54d80_0 .net "OutSR", 0 0, L_0x146f70770;  alias, 1 drivers
S_0x146f553d0 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x146f51eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f70ca0 .functor NAND 1, L_0x146f71180, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f70f10 .functor NAND 1, L_0x146f70ca0, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f71000 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f71070 .functor AND 1, L_0x146f70d50, L_0x146f72540, L_0x146f71000, C4<1>;
v0x146f55b40_0 .net "C1", 0 0, L_0x146f70ca0;  1 drivers
v0x146f55be0_0 .net "C2", 0 0, L_0x146f70f10;  1 drivers
v0x146f55c90_0 .net "C3", 0 0, L_0x146f71000;  1 drivers
v0x146f55d40_0 .net "TempOut", 0 0, L_0x146f70d50;  1 drivers
v0x146f55df0_0 .net "data", 0 0, L_0x146f71180;  1 drivers
v0x146f55ec0_0 .net "out", 0 0, L_0x146f71070;  1 drivers
v0x146f55f50_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f55fe0_0 .net "sel", 0 0, L_0x146f72540;  alias, 1 drivers
S_0x146f55630 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f553d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f70d50 .functor NAND 1, L_0x146f70ca0, L_0x146f70e00, C4<1>, C4<1>;
L_0x146f70e00 .functor NAND 1, L_0x146f70f10, L_0x146f70d50, C4<1>, C4<1>;
v0x146f55860_0 .net "C2", 0 0, L_0x146f70e00;  1 drivers
v0x146f55900_0 .net "In1", 0 0, L_0x146f70ca0;  alias, 1 drivers
v0x146f559a0_0 .net "In2", 0 0, L_0x146f70f10;  alias, 1 drivers
v0x146f55a50_0 .net "OutSR", 0 0, L_0x146f70d50;  alias, 1 drivers
S_0x146f56120 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x146f51eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f71290 .functor NAND 1, L_0x146f71750, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f714e0 .functor NAND 1, L_0x146f71290, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f715d0 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f71640 .functor AND 1, L_0x146f71340, L_0x146f72540, L_0x146f715d0, C4<1>;
v0x146f56830_0 .net "C1", 0 0, L_0x146f71290;  1 drivers
v0x146f568d0_0 .net "C2", 0 0, L_0x146f714e0;  1 drivers
v0x146f56980_0 .net "C3", 0 0, L_0x146f715d0;  1 drivers
v0x146f56a30_0 .net "TempOut", 0 0, L_0x146f71340;  1 drivers
v0x146f56ae0_0 .net "data", 0 0, L_0x146f71750;  1 drivers
v0x146f56bb0_0 .net "out", 0 0, L_0x146f71640;  1 drivers
v0x146f56c40_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f56cd0_0 .net "sel", 0 0, L_0x146f72540;  alias, 1 drivers
S_0x146f56340 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f56120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f71340 .functor NAND 1, L_0x146f71290, L_0x146f713f0, C4<1>, C4<1>;
L_0x146f713f0 .functor NAND 1, L_0x146f714e0, L_0x146f71340, C4<1>, C4<1>;
v0x146f56550_0 .net "C2", 0 0, L_0x146f713f0;  1 drivers
v0x146f565f0_0 .net "In1", 0 0, L_0x146f71290;  alias, 1 drivers
v0x146f56690_0 .net "In2", 0 0, L_0x146f714e0;  alias, 1 drivers
v0x146f56740_0 .net "OutSR", 0 0, L_0x146f71340;  alias, 1 drivers
S_0x146f56d90 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x146f51eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f71830 .functor NAND 1, L_0x146f71d10, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f71aa0 .functor NAND 1, L_0x146f71830, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f71b90 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f71c00 .functor AND 1, L_0x146f718e0, L_0x146f72540, L_0x146f71b90, C4<1>;
v0x146f574e0_0 .net "C1", 0 0, L_0x146f71830;  1 drivers
v0x146f57580_0 .net "C2", 0 0, L_0x146f71aa0;  1 drivers
v0x146f57630_0 .net "C3", 0 0, L_0x146f71b90;  1 drivers
v0x146f576e0_0 .net "TempOut", 0 0, L_0x146f718e0;  1 drivers
v0x146f57790_0 .net "data", 0 0, L_0x146f71d10;  1 drivers
v0x146f57860_0 .net "out", 0 0, L_0x146f71c00;  1 drivers
v0x146f578f0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f57980_0 .net "sel", 0 0, L_0x146f72540;  alias, 1 drivers
S_0x146f56fb0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f56d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f718e0 .functor NAND 1, L_0x146f71830, L_0x146f71990, C4<1>, C4<1>;
L_0x146f71990 .functor NAND 1, L_0x146f71aa0, L_0x146f718e0, C4<1>, C4<1>;
v0x146f571f0_0 .net "C2", 0 0, L_0x146f71990;  1 drivers
v0x146f572a0_0 .net "In1", 0 0, L_0x146f71830;  alias, 1 drivers
v0x146f57340_0 .net "In2", 0 0, L_0x146f71aa0;  alias, 1 drivers
v0x146f573f0_0 .net "OutSR", 0 0, L_0x146f718e0;  alias, 1 drivers
S_0x146f57a40 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x146f51eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x146f71e30 .functor NAND 1, L_0x146f70360, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f72080 .functor NAND 1, L_0x146f71e30, L_0x146f72540, v0x146f591c0_0, C4<1>;
L_0x146f72170 .functor NOT 1, v0x146f591c0_0, C4<0>, C4<0>, C4<0>;
L_0x146f721e0 .functor AND 1, L_0x146f71ee0, L_0x146f72540, L_0x146f72170, C4<1>;
v0x146f58190_0 .net "C1", 0 0, L_0x146f71e30;  1 drivers
v0x146f58230_0 .net "C2", 0 0, L_0x146f72080;  1 drivers
v0x146f582e0_0 .net "C3", 0 0, L_0x146f72170;  1 drivers
v0x146f58390_0 .net "TempOut", 0 0, L_0x146f71ee0;  1 drivers
v0x146f58440_0 .net "data", 0 0, L_0x146f70360;  1 drivers
v0x146f58510_0 .net "out", 0 0, L_0x146f721e0;  1 drivers
v0x146f585a0_0 .net "rw", 0 0, v0x146f591c0_0;  alias, 1 drivers
v0x146f58630_0 .net "sel", 0 0, L_0x146f72540;  alias, 1 drivers
S_0x146f57c60 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x146f57a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x146f71ee0 .functor NAND 1, L_0x146f71e30, L_0x146f71f90, C4<1>, C4<1>;
L_0x146f71f90 .functor NAND 1, L_0x146f72080, L_0x146f71ee0, C4<1>, C4<1>;
v0x146f57ea0_0 .net "C2", 0 0, L_0x146f71f90;  1 drivers
v0x146f57f50_0 .net "In1", 0 0, L_0x146f71e30;  alias, 1 drivers
v0x146f57ff0_0 .net "In2", 0 0, L_0x146f72080;  alias, 1 drivers
v0x146f580a0_0 .net "OutSR", 0 0, L_0x146f71ee0;  alias, 1 drivers
    .scope S_0x146f081d0;
T_0 ;
    %vpi_call 2 27 "$display", "Simplified Memory Test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146f59250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146f591c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x146f59010_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x146f590a0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146f591c0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "Init Check: Addr=%b Data Out=%b (Expected: 00000000)", v0x146f59010_0, v0x146f59130_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146f591c0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x146f590a0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146f591c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 46 "$display", "Write 10101010 at Addr 000: Data Out=%b (Expected: 10101010)", v0x146f59130_0 {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "memory8x8_tb.v";
    "./minne.v";
    "./bitcell_v2.v";
