{"vcs1":{"timestamp_begin":1700226694.174171394, "rt":10.17, "ut":9.05, "st":0.54}}
{"vcselab":{"timestamp_begin":1700226704.414366881, "rt":1.39, "ut":0.34, "st":0.16}}
{"link":{"timestamp_begin":1700226705.865433043, "rt":0.35, "ut":0.12, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700226693.583589849}
{"VCS_COMP_START_TIME": 1700226693.583589849}
{"VCS_COMP_END_TIME": 1700226714.824826346}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370212}}
{"stitch_vcselab": {"peak_mem": 240016}}
