package spatial.codegen.chiselgen

import spatial.SpatialConfig
import spatial.SpatialExp
import scala.collection.mutable.HashMap

trait ChiselGenDRAM extends ChiselGenSRAM {
  val IR: SpatialExp
  import IR._

  var numLoads = 0
  var numStores = 0

  override def quote(s: Exp[_]): String = {
    if (SpatialConfig.enableNaming) {
      s match {
        case lhs: Sym[_] =>
          lhs match {
              case Def(e: DRAMNew[_]) => s"x${lhs.id}_dram"
            case _ =>
              super.quote(s)
          }
        case _ =>
          super.quote(s)
      }
    } else {
      super.quote(s)
    }
  } 

  override protected def remap(tp: Staged[_]): String = tp match {
    case tp: DRAMType[_] => src"Array[${tp.child}]"
    case _ => super.remap(tp)
  }

  override protected def emitNode(lhs: Sym[_], rhs: Op[_]): Unit = rhs match {
    case op@DRAMNew(dims) => 
      if (argMapping(lhs) == (-1,-1,-1)) {
        throw new UnusedDRAMException(lhs, nameOf(lhs).getOrElse("noname"))
      }

    case GetDRAMAddress(dram) =>
      val id = argMapping(dram)._1
      emit(src"""val $lhs = io.argIns($id)""")

    case FringeDenseLoad(dram,cmdStream,dataStream) =>
      numLoads = numLoads + 1
      val id = argMapping(dram)._2
      emitGlobal(src"""val ${childrenOf(childrenOf(parentOf(lhs).get).apply(1)).apply(1)}_enq = io.memStreams(${id}).rdata.valid""")
      emit(src"""// Connect streams to ports on mem controller""")
      emit("// HACK: Assume load is par=16")
      val allData = dram.tp.typeArguments.head match {
        case FixPtType(s,d,f) => if (spatialNeedsFPType(dram.tp.typeArguments.head)) {
            (0 until 16).map{ i => src"""Utils.FixedPoint($s,$d,$f,io.memStreams($id).rdata.bits($i))""" }.mkString(",")
          } else {
            (0 until 16).map{ i => src"io.memStreams($id).rdata.bits($i)" }.mkString(",")
          }
        case _ => (0 until 16).map{ i => src"io.memStreams($id).rdata.bits($i)" }.mkString(",")
      }
      emit(src"""val ${dataStream}_data = Vec(List($allData))""")
      emitGlobal(src"""val ${dataStream}_ready = io.memStreams($id).rdata.valid""")
      emit(src"io.memStreams($id).cmd.bits.addr(0) := ${cmdStream}_data(64, 33) // Bits 33 to 64 are addr")
      emit(src"io.memStreams($id).cmd.bits.size := ${cmdStream}_data(32,1) // Bits 1 to 32 are size command")
      emit(src"io.memStreams($id).cmd.valid :=  ${cmdStream}_valid// LSB is enable, instead of pulser?? Reg(UInt(1.W), pulser.io.out)")
      emit(src"io.memStreams($id).cmd.bits.isWr := ~${cmdStream}_data(0)")
      emitGlobal(src"val ${cmdStream}_ready = true.B // Assume cmd fifo will never fill up")


    case FringeDenseStore(dram,cmdStream,dataStream,ackStream) =>
      numStores = numStores + 1
      val id = argMapping(dram)._3
      // emitGlobal(src"""val ${childrenOf(childrenOf(parentOf(lhs).get).apply(1)).apply(1)}_enq = io.memStreams(${id}).rdata.valid""")
      emit(src"""// Connect streams to ports on mem controller""")
      emit("// HACK: Assume store is par=16")
      val allData = (0 until 16).map{ i => src"io.memStreams($id).rdata.bits($i)" }.mkString(",")
      emitGlobal(src"""val ${dataStream}_en = Wire(Bool())""")
      emit(src"""io.memStreams($id).wdata.bits.zip(${dataStream}_data).foreach{case (wport, wdata) => wport := wdata(31,1) /*LSB is status bit*/}""")
      emit(src"""io.memStreams($id).wdata.valid := ${dataStream}_en""")
      emit(src"io.memStreams($id).cmd.bits.addr(0) := ${cmdStream}_data(64, 33) // Bits 33 to 64 (AND BEYOND???) are addr")
      emit(src"io.memStreams($id).cmd.bits.size := ${cmdStream}_data(32,1) // Bits 1 to 32 are size command")
      emit(src"io.memStreams($id).cmd.valid :=  ${cmdStream}_valid// LSB is enable, instead of pulser?? Reg(UInt(1.W), pulser.io.out)")
      emit(src"io.memStreams($id).cmd.bits.isWr := ~${cmdStream}_data(0)")
      emitGlobal(src"val ${cmdStream}_ready = true.B // Assume cmd fifo will never fill up")
      emitGlobal(src"""val ${dataStream}_ready = true.B // Assume cmd fifo will never fill up""")
      emitGlobal(src"""val ${ackStream}_ready = io.memStreams($id).rdata.valid // [sic] rData signal is used for write ack""")
      emitGlobal(src"val ${ackStream}_data = 0.U // Definitely wrong signal")

    case FringeSparseLoad(dram,addrStream,dataStream) =>
      open(src"val $lhs = $addrStream.foreach{addr => ")
        emit(src"$dataStream.enqueue( $dram(addr) )")
      close("}")
      emit(src"$addrStream.clear()")

    case FringeSparseStore(dram,cmdStream,ackStream) =>
      open(src"val $lhs = $cmdStream.foreach{cmd => ")
        emit(src"$dram(cmd._2) = cmd._1 ")
        emit(src"$ackStream.enqueue(true)")
      close("}")
      emit(src"$cmdStream.clear()")

    case _ => super.emitNode(lhs, rhs)
  }


  override protected def emitFileFooter() {

    withStream(getStream("Instantiator")) {
      emit("")
      emit(s"// Memory streams")
      emit(s"""val numMemoryStreams = ${numLoads} + ${numStores}""")
      emit(s"""val numArgIns_mem = ${numLoads} + ${numStores}""")
    }

    withStream(getStream("IOModule")) {
      emit("// Tile Load")
      emit(s"val io_numMemoryStreams = ${numLoads} + ${numStores}")
      emit(s"val io_numArgIns_mem = ${numLoads} + ${numStores}")

    }

    super.emitFileFooter()
  }

}
