

<!doctype html>

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>qiskit.dagcircuit._dagcircuit &#8212; QISKit SDK 0.4.13 documentation</title>
    <link rel="stylesheet" href="../../../_static/bizstyle.css" type="text/css" />
    <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../../../',
        VERSION:     '0.4.13',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true,
        SOURCELINK_SUFFIX: '.txt'
      };
    </script>
    <script type="text/javascript" src="../../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../../_static/doctools.js"></script>
    <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <script type="text/javascript" src="../../../_static/bizstyle.js"></script>
    <script type="text/javascript" src="../../../_static/bootstrap.min.js"></script>
    <link rel="shortcut icon" href="../../../_static/favicon.ico"/>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
<meta name="viewport" content="width=device-width,initial-scale=1.0">
<!--[if lt IE 9]>
    <script src="http://css3-mediaqueries-js.googlecode.com/svn/trunk/css3-mediaqueries.js"></script>
    <![endif]-->
  </head>
  <body>
<div id="head" class="head">
    <a href="/">QISKit</a>
    <div class="langbox">
        <a href="/documentation/_modules/qiskit/dagcircuit/_dagcircuit.html">english</a> /
        <a href="/documentation/ja/_modules/qiskit/dagcircuit/_dagcircuit.html">japanese</a>
    </div>
</div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
<li id="toc-toggle">
<a class="btn btn-primary" role="button" data-toggle="collapse"
   href=".sphinxsidebar" aria-expanded="false" aria-controls="collapseExample">
  TOC</a> |
</li>

        <li class="nav-item nav-item-0"><a href="../../../index.html">QISKit SDK 0.4.13 documentation</a> &#187;</li>

          <li class="nav-item nav-item-1"><a href="../../index.html" accesskey="U">Module code</a> &#187;</li> 
      </ul>
    </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">

            <p class="logo"><a href="../../../index.html">
              <img class="logo" src="../../../_static/qiskit-logo-white-no-margin.gif" alt="Logo"/>
            </a></p>
<p class="logo-description">Quantum Information Software Kit</p>

  <h3><a href="../../../index.html">Table Of Contents</a></h3>
  <ul>
<li class="toctree-l1"><a class="reference internal" href="../../../install.html">Installation and setup</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../quickstart.html">Getting started</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../qiskit.html">QISKit overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../dev_introduction.html">Developer documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../_autodoc/qiskit.html">SDK reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../CHANGELOG.html">Release history</a></li>
</ul>

<p class="spacer"/>
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <form class="search" action="../../../search.html" method="get">
      <div><input type="text" name="q" /></div>
      <div><input type="submit" value="Go" /></div>
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for qiskit.dagcircuit._dagcircuit</h1><div class="highlight"><pre>
<span></span><span class="c1"># -*- coding: utf-8 -*-</span>

<span class="c1"># Copyright 2017 IBM RESEARCH. All Rights Reserved.</span>
<span class="c1">#</span>
<span class="c1"># Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<span class="c1"># you may not use this file except in compliance with the License.</span>
<span class="c1"># You may obtain a copy of the License at</span>
<span class="c1">#</span>
<span class="c1">#     http://www.apache.org/licenses/LICENSE-2.0</span>
<span class="c1">#</span>
<span class="c1"># Unless required by applicable law or agreed to in writing, software</span>
<span class="c1"># distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<span class="c1"># WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span class="c1"># See the License for the specific language governing permissions and</span>
<span class="c1"># limitations under the License.</span>
<span class="c1"># =============================================================================</span>

<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">Object to represent a quantum circuit as a directed acyclic graph.</span>

<span class="sd">The nodes in the graph are either input/output nodes or operation nodes.</span>
<span class="sd">The operation nodes are elements of a basis that is part of the circuit.</span>
<span class="sd">The QASM definitions of the basis elements are carried with the circuit.</span>
<span class="sd">The edges correspond to qubits or bits in the circuit. A directed edge</span>
<span class="sd">from node A to node B means that the (qu)bit passes from the output of A</span>
<span class="sd">to the input of B. The object&#39;s methods allow circuits to be constructed,</span>
<span class="sd">composed, and modified. Some natural properties like depth can be computed</span>
<span class="sd">directly from the graph.</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="kn">import</span> <span class="nn">itertools</span>
<span class="kn">import</span> <span class="nn">copy</span>
<span class="kn">from</span> <span class="nn">collections</span> <span class="k">import</span> <span class="n">OrderedDict</span>
<span class="kn">import</span> <span class="nn">networkx</span> <span class="k">as</span> <span class="nn">nx</span>
<span class="kn">import</span> <span class="nn">sympy</span>

<span class="kn">from</span> <span class="nn">qiskit</span> <span class="k">import</span> <span class="n">QuantumRegister</span>
<span class="kn">from</span> <span class="nn">qiskit</span> <span class="k">import</span> <span class="n">QISKitError</span>
<span class="kn">from</span> <span class="nn">qiskit</span> <span class="k">import</span> <span class="n">CompositeGate</span>
<span class="kn">from</span> <span class="nn">._dagcircuiterror</span> <span class="k">import</span> <span class="n">DAGCircuitError</span>


<div class="viewcode-block" id="DAGCircuit"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit">[docs]</a><span class="k">class</span> <span class="nc">DAGCircuit</span><span class="p">:</span>
    <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Quantum circuit as a directed acyclic graph.</span>

<span class="sd">    There are 3 types of nodes in the graph: inputs, outputs, and operations.</span>
<span class="sd">    The nodes are connected by directed edges that correspond to qubits and</span>
<span class="sd">    bits.</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="c1"># pylint: disable=invalid-name</span>

<div class="viewcode-block" id="DAGCircuit.__init__"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.__init__">[docs]</a>    <span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Create an empty circuit.&quot;&quot;&quot;</span>
        <span class="c1"># Map from a wire&#39;s name (reg,idx) to a Bool that is True if the</span>
        <span class="c1"># wire is a classical bit and False if the wire is a qubit.</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">wire_type</span> <span class="o">=</span> <span class="p">{}</span>

        <span class="c1"># Map from wire names (reg,idx) to input nodes of the graph</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span> <span class="o">=</span> <span class="p">{}</span>

        <span class="c1"># Map from wire names (reg,idx) to output nodes of the graph</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span> <span class="o">=</span> <span class="p">{}</span>

        <span class="c1"># Running count of the total number of nodes</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span> <span class="o">=</span> <span class="mi">0</span>

        <span class="c1"># Map of named operations in this circuit and their signatures.</span>
        <span class="c1"># The signature is an integer tuple (nq,nc,np) specifying the</span>
        <span class="c1"># number of input qubits, input bits, and real parameters.</span>
        <span class="c1"># The definition is external to the circuit object.</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="n">OrderedDict</span><span class="p">()</span>

        <span class="c1"># Directed multigraph whose nodes are inputs, outputs, or operations.</span>
        <span class="c1"># Operation nodes have equal in- and out-degrees and carry</span>
        <span class="c1"># additional data about the operation, including the argument order</span>
        <span class="c1"># and parameter values.</span>
        <span class="c1"># Input nodes have out-degree 1 and output nodes have in-degree 1.</span>
        <span class="c1"># Edges carry wire labels (reg,idx) and each operation has</span>
        <span class="c1"># corresponding in- and out-edges with the same wire labels.</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span> <span class="o">=</span> <span class="n">nx</span><span class="o">.</span><span class="n">MultiDiGraph</span><span class="p">()</span>

        <span class="c1"># Map of qregs to sizes</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span> <span class="o">=</span> <span class="p">{}</span>

        <span class="c1"># Map of cregs to sizes</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span> <span class="o">=</span> <span class="p">{}</span>

        <span class="c1"># Map of user defined gates to ast nodes defining them</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="p">{}</span>

        <span class="c1"># Output precision for printing floats</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">prec</span> <span class="o">=</span> <span class="mi">10</span></div>

<div class="viewcode-block" id="DAGCircuit.get_qubits"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.get_qubits">[docs]</a>    <span class="k">def</span> <span class="nf">get_qubits</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a list of qubits as (qreg, index) pairs.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="p">[(</span><span class="n">k</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="o">.</span><span class="n">items</span><span class="p">()</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">v</span><span class="p">)]</span></div>

<div class="viewcode-block" id="DAGCircuit.rename_register"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.rename_register">[docs]</a>    <span class="k">def</span> <span class="nf">rename_register</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">regname</span><span class="p">,</span> <span class="n">newname</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Rename a classical or quantum register throughout the circuit.</span>

<span class="sd">        regname = existing register name string</span>
<span class="sd">        newname = replacement register name string</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">regname</span> <span class="o">==</span> <span class="n">newname</span><span class="p">:</span>
            <span class="k">return</span>
        <span class="k">if</span> <span class="n">newname</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span> <span class="ow">or</span> <span class="n">newname</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicate register name </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">newname</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">regname</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span> <span class="ow">and</span> <span class="n">regname</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;no register named </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">regname</span><span class="p">)</span>
        <span class="n">iscreg</span> <span class="o">=</span> <span class="kc">False</span>
        <span class="k">if</span> <span class="n">regname</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">[</span><span class="n">newname</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">[</span><span class="n">regname</span><span class="p">]</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="o">.</span><span class="n">pop</span><span class="p">(</span><span class="n">regname</span><span class="p">,</span> <span class="kc">None</span><span class="p">)</span>
            <span class="n">reg_size</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">[</span><span class="n">newname</span><span class="p">]</span>
        <span class="k">if</span> <span class="n">regname</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">[</span><span class="n">newname</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">[</span><span class="n">regname</span><span class="p">]</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="o">.</span><span class="n">pop</span><span class="p">(</span><span class="n">regname</span><span class="p">,</span> <span class="kc">None</span><span class="p">)</span>
            <span class="n">reg_size</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">[</span><span class="n">newname</span><span class="p">]</span>
            <span class="n">iscreg</span> <span class="o">=</span> <span class="kc">True</span>
        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">reg_size</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">wire_type</span><span class="p">[(</span><span class="n">newname</span><span class="p">,</span> <span class="n">i</span><span class="p">)]</span> <span class="o">=</span> <span class="n">iscreg</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">wire_type</span><span class="o">.</span><span class="n">pop</span><span class="p">((</span><span class="n">regname</span><span class="p">,</span> <span class="n">i</span><span class="p">),</span> <span class="kc">None</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[(</span><span class="n">newname</span><span class="p">,</span> <span class="n">i</span><span class="p">)]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[(</span><span class="n">regname</span><span class="p">,</span> <span class="n">i</span><span class="p">)]</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="o">.</span><span class="n">pop</span><span class="p">((</span><span class="n">regname</span><span class="p">,</span> <span class="n">i</span><span class="p">),</span> <span class="kc">None</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[(</span><span class="n">newname</span><span class="p">,</span> <span class="n">i</span><span class="p">)]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[(</span><span class="n">regname</span><span class="p">,</span> <span class="n">i</span><span class="p">)]</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="o">.</span><span class="n">pop</span><span class="p">((</span><span class="n">regname</span><span class="p">,</span> <span class="n">i</span><span class="p">),</span> <span class="kc">None</span><span class="p">)</span>
        <span class="c1"># n node d = data</span>
        <span class="k">for</span> <span class="n">_</span><span class="p">,</span> <span class="n">d</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">(</span><span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;in&quot;</span> <span class="ow">or</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;out&quot;</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">regname</span><span class="p">:</span>
                    <span class="n">d</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">newname</span><span class="p">,</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">][</span><span class="mi">1</span><span class="p">])</span>
            <span class="k">elif</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="n">qa</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="k">for</span> <span class="n">a</span> <span class="ow">in</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">]:</span>
                    <span class="k">if</span> <span class="n">a</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">regname</span><span class="p">:</span>
                        <span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">newname</span><span class="p">,</span> <span class="n">a</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
                    <span class="n">qa</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">a</span><span class="p">)</span>
                <span class="n">d</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">qa</span>
                <span class="n">ca</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="k">for</span> <span class="n">a</span> <span class="ow">in</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]:</span>
                    <span class="k">if</span> <span class="n">a</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">regname</span><span class="p">:</span>
                        <span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">newname</span><span class="p">,</span> <span class="n">a</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
                    <span class="n">ca</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">a</span><span class="p">)</span>
                <span class="n">d</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">ca</span>
                <span class="k">if</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">]</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
                    <span class="k">if</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">regname</span><span class="p">:</span>
                        <span class="n">d</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">newname</span><span class="p">,</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">][</span><span class="mi">1</span><span class="p">])</span>
        <span class="c1"># eX = edge, d= data</span>
        <span class="k">for</span> <span class="n">_</span><span class="p">,</span> <span class="n">_</span><span class="p">,</span> <span class="n">d</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">edges</span><span class="p">(</span><span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">regname</span><span class="p">:</span>
                <span class="n">d</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">newname</span><span class="p">,</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">][</span><span class="mi">1</span><span class="p">])</span></div>

<div class="viewcode-block" id="DAGCircuit.remove_all_ops_named"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.remove_all_ops_named">[docs]</a>    <span class="k">def</span> <span class="nf">remove_all_ops_named</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">opname</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Remove all operation nodes with the given name.&quot;&quot;&quot;</span>
        <span class="n">nlist</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">get_named_nodes</span><span class="p">(</span><span class="n">opname</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">nlist</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_remove_op_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.deepcopy"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.deepcopy">[docs]</a>    <span class="k">def</span> <span class="nf">deepcopy</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a deep copy of self.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="n">copy</span><span class="o">.</span><span class="n">deepcopy</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.fs"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.fs">[docs]</a>    <span class="k">def</span> <span class="nf">fs</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">number</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Format a float f as a string with self.prec digits.&quot;&quot;&quot;</span>
        <span class="n">fmt</span> <span class="o">=</span> <span class="s2">&quot;{0:0.</span><span class="si">%s</span><span class="s2">number}&quot;</span> <span class="o">%</span> <span class="bp">self</span><span class="o">.</span><span class="n">prec</span>
        <span class="k">return</span> <span class="n">fmt</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">number</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.add_qreg"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.add_qreg">[docs]</a>    <span class="k">def</span> <span class="nf">add_qreg</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">size</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add all wires in a quantum register named name with size.&quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span> <span class="ow">or</span> <span class="n">name</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicate register name </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">name</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">size</span>
        <span class="k">for</span> <span class="n">j</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">size</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_add_wire</span><span class="p">((</span><span class="n">name</span><span class="p">,</span> <span class="n">j</span><span class="p">))</span></div>

<div class="viewcode-block" id="DAGCircuit.add_creg"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.add_creg">[docs]</a>    <span class="k">def</span> <span class="nf">add_creg</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">size</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add all wires in a classical register named name with size.&quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span> <span class="ow">or</span> <span class="n">name</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicate register name </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">name</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">size</span>
        <span class="k">for</span> <span class="n">j</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">size</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_add_wire</span><span class="p">((</span><span class="n">name</span><span class="p">,</span> <span class="n">j</span><span class="p">),</span> <span class="kc">True</span><span class="p">)</span></div>

    <span class="k">def</span> <span class="nf">_add_wire</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">isClassical</span><span class="o">=</span><span class="kc">False</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add a qubit or bit to the circuit.</span>

<span class="sd">        name is a (string,int) tuple containing register name and index</span>
<span class="sd">        This adds a pair of in and out nodes connected by an edge.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">wire_type</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">wire_type</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">isClassical</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span> <span class="o">+=</span> <span class="mi">1</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span> <span class="o">+=</span> <span class="mi">1</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span>
            <span class="n">in_node</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[</span><span class="n">name</span><span class="p">]</span>
            <span class="n">out_node</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">name</span><span class="p">]</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">in_node</span><span class="p">,</span> <span class="n">out_node</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">in_node</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;in&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">out_node</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;out&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">in_node</span><span class="p">][</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">name</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">out_node</span><span class="p">][</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">name</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">adj</span><span class="p">[</span><span class="n">in_node</span><span class="p">][</span><span class="n">out_node</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">name</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicate wire </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">name</span><span class="p">)</span>

<div class="viewcode-block" id="DAGCircuit.add_basis_element"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.add_basis_element">[docs]</a>    <span class="k">def</span> <span class="nf">add_basis_element</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">number_qubits</span><span class="p">,</span>
                          <span class="n">number_classical</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">number_parameters</span><span class="o">=</span><span class="mi">0</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add an operation to the basis.</span>

<span class="sd">        name is string label for operation</span>
<span class="sd">        number_qubits is number of qubit arguments</span>
<span class="sd">        number_classical is number of bit arguments</span>
<span class="sd">        number_parameters is number of real parameters</span>

<span class="sd">        The parameters (nq,nc,np) are ignored for the special case</span>
<span class="sd">        when name = &quot;barrier&quot;. The barrier instruction has a variable</span>
<span class="sd">        number of qubit arguments.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span>
                <span class="n">number_qubits</span><span class="p">,</span>
                <span class="n">number_classical</span><span class="p">,</span>
                <span class="n">number_parameters</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;n_args&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">number_parameters</span> <span class="ow">or</span> \
                    <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;n_bits&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">number_qubits</span> <span class="ow">or</span> <span class="n">number_classical</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;gate data does not match &quot;</span>
                                      <span class="o">+</span> <span class="s2">&quot;basis element specification&quot;</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.add_gate_data"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.add_gate_data">[docs]</a>    <span class="k">def</span> <span class="nf">add_gate_data</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">gatedata</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add the definition of a gate.</span>

<span class="sd">        gatedata is dict with fields:</span>
<span class="sd">        &quot;print&quot; = True or False</span>
<span class="sd">        &quot;opaque&quot; = True or False</span>
<span class="sd">        &quot;n_args&quot; = number of real parameters</span>
<span class="sd">        &quot;n_bits&quot; = number of qubits</span>
<span class="sd">        &quot;args&quot;   = list of parameter names</span>
<span class="sd">        &quot;bits&quot;   = list of qubit names</span>
<span class="sd">        &quot;body&quot;   = GateBody AST node</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">gatedata</span>
            <span class="k">if</span> <span class="n">name</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
                <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;n_bits&quot;</span><span class="p">]</span> <span class="ow">or</span> \
                        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="mi">0</span> <span class="ow">or</span> \
                        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;n_args&quot;</span><span class="p">]:</span>
                    <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;gate data does not match &quot;</span>
                                          <span class="o">+</span> <span class="s2">&quot;basis element specification&quot;</span><span class="p">)</span></div>

    <span class="k">def</span> <span class="nf">_check_basis_data</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="p">,</span> <span class="n">params</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Check the arguments against the data for this operation.</span>

<span class="sd">        name is a string</span>
<span class="sd">        qargs is a list of tuples like (&quot;q&quot;,0)</span>
<span class="sd">        cargs is a list of tuples like (&quot;c&quot;,0)</span>
<span class="sd">        params is a list of strings that represent floats</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Check that we have this operation</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2"> is not in the list of basis operations&quot;</span>
                                  <span class="o">%</span> <span class="n">name</span><span class="p">)</span>

        <span class="c1"># Check the number of arguments matches the signature</span>
        <span class="k">if</span> <span class="n">name</span> <span class="o">!=</span> <span class="s2">&quot;barrier&quot;</span><span class="p">:</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">qargs</span><span class="p">)</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="mi">0</span><span class="p">]:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incorrect number of qubits for </span><span class="si">%s</span><span class="s2">&quot;</span>
                                      <span class="o">%</span> <span class="n">name</span><span class="p">)</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">cargs</span><span class="p">)</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="mi">1</span><span class="p">]:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incorrect number of bits for </span><span class="si">%s</span><span class="s2">&quot;</span>
                                      <span class="o">%</span> <span class="n">name</span><span class="p">)</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="mi">2</span><span class="p">]:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incorrect number of parameters for </span><span class="si">%s</span><span class="s2">&quot;</span>
                                      <span class="o">%</span> <span class="n">name</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="c1"># &quot;barrier&quot; is a special case</span>
            <span class="k">if</span> <span class="ow">not</span> <span class="n">qargs</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incorrect number of qubits for </span><span class="si">%s</span><span class="s2">&quot;</span>
                                      <span class="o">%</span> <span class="n">name</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">cargs</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incorrect number of bits for </span><span class="si">%s</span><span class="s2">&quot;</span>
                                      <span class="o">%</span> <span class="n">name</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">params</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incorrect number of parameters for </span><span class="si">%s</span><span class="s2">&quot;</span>
                                      <span class="o">%</span> <span class="n">name</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">_check_condition</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">condition</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Verify that the condition is valid.</span>

<span class="sd">        name is a string used for error reporting</span>
<span class="sd">        condition is either None or a tuple (string,int) giving (creg,value)</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Verify creg exists</span>
        <span class="k">if</span> <span class="n">condition</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span> <span class="ow">and</span> <span class="n">condition</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;invalid creg in condition for </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">name</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">_check_bits</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">args</span><span class="p">,</span> <span class="n">amap</span><span class="p">,</span> <span class="n">bval</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Check the values of a list of (qu)bit arguments.</span>

<span class="sd">        For each element A of args, check that amap contains A and</span>
<span class="sd">        self.wire_type[A] equals bval.</span>
<span class="sd">        args is a list of (regname,idx) tuples</span>
<span class="sd">        amap is a dictionary keyed on (regname,idx) tuples</span>
<span class="sd">        bval is boolean</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Check for each wire</span>
        <span class="k">for</span> <span class="n">q</span> <span class="ow">in</span> <span class="n">args</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">q</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">amap</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;(qu)bit </span><span class="si">%s</span><span class="s2"> not found&quot;</span> <span class="o">%</span> <span class="n">q</span><span class="p">)</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">wire_type</span><span class="p">[</span><span class="n">q</span><span class="p">]</span> <span class="o">!=</span> <span class="n">bval</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;expected wire type </span><span class="si">%s</span><span class="s2"> for </span><span class="si">%s</span><span class="s2">&quot;</span>
                                      <span class="o">%</span> <span class="p">(</span><span class="n">bval</span><span class="p">,</span> <span class="n">q</span><span class="p">))</span>

    <span class="k">def</span> <span class="nf">_bits_in_condition</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cond</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a list of bits (regname,idx) in the given condition.</span>

<span class="sd">        cond is either None or a (regname,int) tuple specifying</span>
<span class="sd">        a classical if condition.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">all_bits</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">if</span> <span class="n">cond</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">all_bits</span><span class="o">.</span><span class="n">extend</span><span class="p">([(</span><span class="n">cond</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">j</span><span class="p">)</span> <span class="k">for</span> <span class="n">j</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">[</span><span class="n">cond</span><span class="p">[</span><span class="mi">0</span><span class="p">]])])</span>
        <span class="k">return</span> <span class="n">all_bits</span>

    <span class="k">def</span> <span class="nf">_add_op_node</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">nname</span><span class="p">,</span> <span class="n">nqargs</span><span class="p">,</span> <span class="n">ncargs</span><span class="p">,</span> <span class="n">nparams</span><span class="p">,</span> <span class="n">ncondition</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add a new operation node to the graph and assign properties.</span>

<span class="sd">        nname node name</span>
<span class="sd">        nqargs quantum arguments</span>
<span class="sd">        ncargs classical arguments</span>
<span class="sd">        nparams parameters</span>
<span class="sd">        ncondition classical condition (or None)</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Add a new operation node to the graph</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span> <span class="o">+=</span> <span class="mi">1</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_node</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">)</span>
        <span class="c1"># Update that operation node&#39;s data</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;op&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">][</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">nname</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">][</span><span class="s2">&quot;qargs&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">nqargs</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">][</span><span class="s2">&quot;cargs&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">ncargs</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">][</span><span class="s2">&quot;params&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">nparams</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">][</span><span class="s2">&quot;condition&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">ncondition</span>

<div class="viewcode-block" id="DAGCircuit.apply_operation_back"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.apply_operation_back">[docs]</a>    <span class="k">def</span> <span class="nf">apply_operation_back</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">params</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span>
                             <span class="n">condition</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Apply an operation to the output of the circuit.</span>

<span class="sd">        name is a string</span>
<span class="sd">        qargs is a list of tuples like (&quot;q&quot;,0)</span>
<span class="sd">        cargs is a list of tuples like (&quot;c&quot;,0)</span>
<span class="sd">        params is a list of symbols that represent numbers</span>
<span class="sd">        condition is either None or a tuple (string,int) giving (creg,value)</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">cargs</span> <span class="o">=</span> <span class="n">cargs</span> <span class="ow">or</span> <span class="p">[]</span>
        <span class="n">params</span> <span class="o">=</span> <span class="n">params</span> <span class="ow">or</span> <span class="p">[]</span>
        <span class="n">all_cbits</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">condition</span><span class="p">)</span>
        <span class="n">all_cbits</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">cargs</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_check_basis_data</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="p">,</span> <span class="n">params</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_condition</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">condition</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_bits</span><span class="p">(</span><span class="n">qargs</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">,</span> <span class="kc">False</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_bits</span><span class="p">(</span><span class="n">all_cbits</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">,</span> <span class="kc">True</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_add_op_node</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="p">,</span> <span class="n">params</span><span class="p">,</span> <span class="n">condition</span><span class="p">)</span>
        <span class="c1"># Add new in-edges from predecessors of the output nodes to the</span>
        <span class="c1"># operation node while deleting the old in-edges of the output nodes</span>
        <span class="c1"># and adding new edges from the operation node to each output node</span>
        <span class="n">al</span> <span class="o">=</span> <span class="p">[</span><span class="n">qargs</span><span class="p">,</span> <span class="n">all_cbits</span><span class="p">]</span>
        <span class="k">for</span> <span class="n">q</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">chain</span><span class="p">(</span><span class="o">*</span><span class="n">al</span><span class="p">):</span>
            <span class="n">ie</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">predecessors</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">q</span><span class="p">]))</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">ie</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;output node has multiple in-edges&quot;</span><span class="p">)</span>

            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">ie</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">,</span> <span class="n">name</span><span class="o">=</span><span class="n">q</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_edge</span><span class="p">(</span><span class="n">ie</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">q</span><span class="p">])</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">q</span><span class="p">],</span> <span class="n">name</span><span class="o">=</span><span class="n">q</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.apply_operation_front"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.apply_operation_front">[docs]</a>    <span class="k">def</span> <span class="nf">apply_operation_front</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">params</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span>
                              <span class="n">condition</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Apply an operation to the input of the circuit.</span>

<span class="sd">        name is a string</span>
<span class="sd">        qargs is a list of strings like &quot;q[0]&quot;</span>
<span class="sd">        cargs is a list of strings like &quot;c[0]&quot;</span>
<span class="sd">        params is a list of strings that represent floats</span>
<span class="sd">        condition is either None or a tuple (string,int) giving (creg,value)</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">cargs</span> <span class="o">=</span> <span class="n">cargs</span> <span class="ow">or</span> <span class="p">[]</span>
        <span class="n">params</span> <span class="o">=</span> <span class="n">params</span> <span class="ow">or</span> <span class="p">[]</span>
        <span class="n">all_cbits</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">condition</span><span class="p">)</span>
        <span class="n">all_cbits</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">cargs</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_check_basis_data</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="p">,</span> <span class="n">params</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_condition</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">condition</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_bits</span><span class="p">(</span><span class="n">qargs</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">,</span> <span class="kc">False</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_bits</span><span class="p">(</span><span class="n">all_cbits</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">,</span> <span class="kc">True</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_add_op_node</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="p">,</span> <span class="n">params</span><span class="p">,</span>
                          <span class="n">condition</span><span class="p">)</span>
        <span class="c1"># Add new out-edges to successors of the input nodes from the</span>
        <span class="c1"># operation node while deleting the old out-edges of the input nodes</span>
        <span class="c1"># and adding new edges to the operation node from each input node</span>
        <span class="n">al</span> <span class="o">=</span> <span class="p">[</span><span class="n">qargs</span><span class="p">,</span> <span class="n">all_cbits</span><span class="p">]</span>
        <span class="k">for</span> <span class="n">q</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">chain</span><span class="p">(</span><span class="o">*</span><span class="n">al</span><span class="p">):</span>
            <span class="n">ie</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">successors</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[</span><span class="n">q</span><span class="p">])</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">ie</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;input node has multiple out-edges&quot;</span><span class="p">)</span>

            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">,</span> <span class="n">ie</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">name</span><span class="o">=</span><span class="n">q</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_edge</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[</span><span class="n">q</span><span class="p">],</span> <span class="n">ie</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[</span><span class="n">q</span><span class="p">],</span> <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">,</span> <span class="n">name</span><span class="o">=</span><span class="n">q</span><span class="p">)</span></div>

    <span class="k">def</span> <span class="nf">_make_union_basis</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a new basis map.</span>

<span class="sd">        The new basis is a copy of self.basis with</span>
<span class="sd">        new elements of input_circuit.basis added.</span>
<span class="sd">        input_circuit is a DAGCircuit</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">union_basis</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">deepcopy</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">g</span> <span class="ow">in</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">g</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">union_basis</span><span class="p">:</span>
                <span class="n">union_basis</span><span class="p">[</span><span class="n">g</span><span class="p">]</span> <span class="o">=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">g</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">union_basis</span><span class="p">[</span><span class="n">g</span><span class="p">]</span> <span class="o">!=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">g</span><span class="p">]:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incompatible basis&quot;</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">union_basis</span>

    <span class="k">def</span> <span class="nf">_make_union_gates</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a new gates map.</span>

<span class="sd">        The new gates are a copy of self.gates with</span>
<span class="sd">        new elements of input_circuit.gates added.</span>
<span class="sd">        input_circuit is a DAGCircuit</span>

<span class="sd">        NOTE: gates in input_circuit that are also in self must</span>
<span class="sd">        be *identical* to the gates in self</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">union_gates</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">v</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">k</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">union_gates</span><span class="p">:</span>
                <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">v</span>
            <span class="k">if</span> <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;opaque&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;opaque&quot;</span><span class="p">]</span> <span class="ow">or</span>\
               <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;n_args&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;n_args&quot;</span><span class="p">]</span> <span class="ow">or</span>\
               <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;n_bits&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;n_bits&quot;</span><span class="p">]</span> <span class="ow">or</span>\
               <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">]</span> <span class="ow">or</span>\
               <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;bits&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;bits&quot;</span><span class="p">]:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;inequivalent gate definitions for </span><span class="si">%s</span><span class="s2">&quot;</span>
                                      <span class="o">%</span> <span class="n">k</span><span class="p">)</span>
            <span class="k">if</span> <span class="ow">not</span> <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;opaque&quot;</span><span class="p">]</span> <span class="ow">and</span> \
               <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;body&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">qasm</span><span class="p">()</span> <span class="o">!=</span> \
               <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;body&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">qasm</span><span class="p">():</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;inequivalent gate definitions for </span><span class="si">%s</span><span class="s2">&quot;</span>
                                      <span class="o">%</span> <span class="n">k</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">union_gates</span>

    <span class="k">def</span> <span class="nf">_check_wiremap_registers</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">wire_map</span><span class="p">,</span> <span class="n">keyregs</span><span class="p">,</span> <span class="n">valregs</span><span class="p">,</span>
                                 <span class="n">valreg</span><span class="o">=</span><span class="kc">True</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Check that wiremap neither fragments nor leaves duplicate registers.</span>

<span class="sd">        1. There are no fragmented registers. A register in keyregs</span>
<span class="sd">        is fragmented if not all of its (qu)bits are renamed by wire_map.</span>
<span class="sd">        2. There are no duplicate registers. A register is duplicate if</span>
<span class="sd">        it appears in both self and keyregs but not in wire_map.</span>

<span class="sd">        wire_map is a map from (regname,idx) in keyregs to (regname,idx)</span>
<span class="sd">        in valregs</span>
<span class="sd">        keyregs is a map from register names to sizes</span>
<span class="sd">        valregs is a map from register names to sizes</span>
<span class="sd">        valreg is a Bool, if False the method ignores valregs and does not</span>
<span class="sd">        add regs for bits in the wire_map image that don&#39;t appear in valregs</span>
<span class="sd">        Return the set of regs to add to self</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">add_regs</span> <span class="o">=</span> <span class="nb">set</span><span class="p">([])</span>
        <span class="n">reg_frag_chk</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">keyregs</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">reg_frag_chk</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">j</span><span class="p">:</span> <span class="kc">False</span> <span class="k">for</span> <span class="n">j</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">v</span><span class="p">)}</span>
        <span class="k">for</span> <span class="n">k</span> <span class="ow">in</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">k</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="ow">in</span> <span class="n">keyregs</span><span class="p">:</span>
                <span class="n">reg_frag_chk</span><span class="p">[</span><span class="n">k</span><span class="p">[</span><span class="mi">0</span><span class="p">]][</span><span class="n">k</span><span class="p">[</span><span class="mi">1</span><span class="p">]]</span> <span class="o">=</span> <span class="kc">True</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">reg_frag_chk</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">s</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="n">v</span><span class="o">.</span><span class="n">values</span><span class="p">())</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">s</span><span class="p">)</span> <span class="o">==</span> <span class="mi">2</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;wire_map fragments reg </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">k</span><span class="p">)</span>
            <span class="k">elif</span> <span class="n">s</span> <span class="o">==</span> <span class="nb">set</span><span class="p">([</span><span class="kc">False</span><span class="p">]):</span>
                <span class="k">if</span> <span class="n">k</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span> <span class="ow">or</span> <span class="n">k</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;unmapped duplicate reg </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">k</span><span class="p">)</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="c1"># Add registers that appear only in keyregs</span>
                    <span class="n">add_regs</span><span class="o">.</span><span class="n">add</span><span class="p">((</span><span class="n">k</span><span class="p">,</span> <span class="n">keyregs</span><span class="p">[</span><span class="n">k</span><span class="p">]))</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">valreg</span><span class="p">:</span>
                    <span class="c1"># If mapping to a register not in valregs, add it.</span>
                    <span class="c1"># (k,0) exists in wire_map because wire_map doesn&#39;t</span>
                    <span class="c1"># fragment k</span>
                    <span class="k">if</span> <span class="ow">not</span> <span class="n">wire_map</span><span class="p">[(</span><span class="n">k</span><span class="p">,</span> <span class="mi">0</span><span class="p">)][</span><span class="mi">0</span><span class="p">]</span> <span class="ow">in</span> <span class="n">valregs</span><span class="p">:</span>
                        <span class="n">size</span> <span class="o">=</span> <span class="nb">max</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
                                       <span class="nb">filter</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
                                              <span class="o">==</span> <span class="n">wire_map</span><span class="p">[(</span><span class="n">k</span><span class="p">,</span> <span class="mi">0</span><span class="p">)][</span><span class="mi">0</span><span class="p">],</span>
                                              <span class="n">wire_map</span><span class="o">.</span><span class="n">values</span><span class="p">())))</span>
                        <span class="n">add_regs</span><span class="o">.</span><span class="n">add</span><span class="p">((</span><span class="n">wire_map</span><span class="p">[(</span><span class="n">k</span><span class="p">,</span> <span class="mi">0</span><span class="p">)][</span><span class="mi">0</span><span class="p">],</span> <span class="n">size</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span>
        <span class="k">return</span> <span class="n">add_regs</span>

    <span class="k">def</span> <span class="nf">_check_wiremap_validity</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">wire_map</span><span class="p">,</span> <span class="n">keymap</span><span class="p">,</span> <span class="n">valmap</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Check that the wiremap is consistent.</span>

<span class="sd">        Check that the wiremap refers to valid wires and that</span>
<span class="sd">        those wires have consistent types.</span>

<span class="sd">        wire_map is a map from (regname,idx) in keymap to (regname,idx)</span>
<span class="sd">        in valmap</span>
<span class="sd">        keymap is a map whose keys are wire_map keys</span>
<span class="sd">        valmap is a map whose keys are wire_map values</span>
<span class="sd">        input_circuit is a DAGCircuit</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">kname</span> <span class="o">=</span> <span class="s2">&quot;,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="nb">str</span><span class="p">,</span> <span class="n">k</span><span class="p">))</span>
            <span class="n">vname</span> <span class="o">=</span> <span class="s2">&quot;,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="nb">str</span><span class="p">,</span> <span class="n">v</span><span class="p">))</span>
            <span class="k">if</span> <span class="n">k</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">keymap</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;invalid wire mapping key </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">kname</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">v</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">valmap</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;invalid wire mapping value </span><span class="si">%s</span><span class="s2">&quot;</span>
                                      <span class="o">%</span> <span class="n">vname</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">wire_type</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">wire_type</span><span class="p">[</span><span class="n">v</span><span class="p">]:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;inconsistent wire_map at (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%s</span><span class="s2">)&quot;</span>
                                      <span class="o">%</span> <span class="p">(</span><span class="n">kname</span><span class="p">,</span> <span class="n">vname</span><span class="p">))</span>

    <span class="k">def</span> <span class="nf">_map_condition</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">wire_map</span><span class="p">,</span> <span class="n">condition</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Use the wire_map dict to change the condition tuple&#39;s creg name.</span>

<span class="sd">        wire_map is map from wires to wires</span>
<span class="sd">        condition is a tuple (reg,int)</span>
<span class="sd">        Returns the new condition tuple</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">condition</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">n_condition</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="c1"># Map the register name, using fact that registers must not be</span>
            <span class="c1"># fragmented by the wire_map (this must have been checked</span>
            <span class="c1"># elsewhere)</span>
            <span class="n">bit0</span> <span class="o">=</span> <span class="p">(</span><span class="n">condition</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mi">0</span><span class="p">)</span>
            <span class="n">n_condition</span> <span class="o">=</span> <span class="p">(</span><span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">bit0</span><span class="p">,</span> <span class="n">bit0</span><span class="p">)[</span><span class="mi">0</span><span class="p">],</span> <span class="n">condition</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
        <span class="k">return</span> <span class="n">n_condition</span>

<div class="viewcode-block" id="DAGCircuit.compose_back"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.compose_back">[docs]</a>    <span class="k">def</span> <span class="nf">compose_back</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">,</span> <span class="n">wire_map</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Apply the input circuit to the output of this circuit.</span>

<span class="sd">        The two bases must be &quot;compatible&quot; or an exception occurs.</span>
<span class="sd">        A subset of input qubits of the input circuit are mapped</span>
<span class="sd">        to a subset of output qubits of this circuit.</span>
<span class="sd">        wire_map[input_qubit_to_input_circuit] = output_qubit_of_self</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">wire_map</span> <span class="o">=</span> <span class="n">wire_map</span> <span class="ow">or</span> <span class="p">{}</span>
        <span class="n">union_basis</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_basis</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>
        <span class="n">union_gates</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_gates</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>

        <span class="c1"># Check the wire map for duplicate values</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="n">wire_map</span><span class="o">.</span><span class="n">values</span><span class="p">()))</span> <span class="o">!=</span> <span class="nb">len</span><span class="p">(</span><span class="n">wire_map</span><span class="p">):</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicates in wire_map&quot;</span><span class="p">)</span>

        <span class="n">add_qregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_registers</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">qregs</span><span class="p">,</span>
                                                  <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">register</span> <span class="ow">in</span> <span class="n">add_qregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">register</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">register</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>

        <span class="n">add_cregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_registers</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">cregs</span><span class="p">,</span>
                                                  <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">register</span> <span class="ow">in</span> <span class="n">add_cregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">register</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">register</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_validity</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">input_map</span><span class="p">,</span>
                                     <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">)</span>

        <span class="c1"># Compose</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="n">union_basis</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="n">union_gates</span>
        <span class="k">for</span> <span class="n">node</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">node</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;in&quot;</span><span class="p">:</span>
                <span class="c1"># if in wire_map, get new name, else use existing name</span>
                <span class="n">m_name</span> <span class="o">=</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">],</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">])</span>
                <span class="c1"># the mapped wire should already exist</span>
                <span class="k">if</span> <span class="n">m_name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;wire (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%d</span><span class="s2">) not in self&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">m_name</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">m_name</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>

                <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">wire_type</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;inconsistent wire_type for (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%d</span><span class="s2">) in input_circuit&quot;</span>
                                      <span class="o">%</span> <span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">][</span><span class="mi">1</span><span class="p">]))</span>

            <span class="k">elif</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;out&quot;</span><span class="p">:</span>
                <span class="c1"># ignore output nodes</span>
                <span class="k">pass</span>
            <span class="k">elif</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="n">condition</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_map_condition</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_check_condition</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">],</span> <span class="n">condition</span><span class="p">)</span>
                <span class="n">m_qargs</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">),</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">]))</span>
                <span class="n">m_cargs</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">),</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]))</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">apply_operation_back</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">],</span> <span class="n">m_qargs</span><span class="p">,</span> <span class="n">m_cargs</span><span class="p">,</span>
                                          <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;params&quot;</span><span class="p">],</span> <span class="n">condition</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;bad node type </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">])</span></div>

<div class="viewcode-block" id="DAGCircuit.compose_front"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.compose_front">[docs]</a>    <span class="k">def</span> <span class="nf">compose_front</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">,</span> <span class="n">wire_map</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Apply the input circuit to the input of this circuit.</span>

<span class="sd">        The two bases must be &quot;compatible&quot; or an exception occurs.</span>
<span class="sd">        A subset of output qubits of the input circuit are mapped</span>
<span class="sd">        to a subset of input qubits of</span>
<span class="sd">        this circuit.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">wire_map</span> <span class="o">=</span> <span class="n">wire_map</span> <span class="ow">or</span> <span class="p">{}</span>
        <span class="n">union_basis</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_basis</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>
        <span class="n">union_gates</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_gates</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>

        <span class="c1"># Check the wire map</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="n">wire_map</span><span class="o">.</span><span class="n">values</span><span class="p">()))</span> <span class="o">!=</span> <span class="nb">len</span><span class="p">(</span><span class="n">wire_map</span><span class="p">):</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicates in wire_map&quot;</span><span class="p">)</span>

        <span class="n">add_qregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_registers</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">qregs</span><span class="p">,</span>
                                                  <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">r</span> <span class="ow">in</span> <span class="n">add_qregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">r</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">r</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>

        <span class="n">add_cregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_registers</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">cregs</span><span class="p">,</span>
                                                  <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">r</span> <span class="ow">in</span> <span class="n">add_cregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">r</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">r</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_validity</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">output_map</span><span class="p">,</span>
                                     <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">)</span>

        <span class="c1"># Compose</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="n">union_basis</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="n">union_gates</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="nb">reversed</span><span class="p">(</span><span class="nb">list</span><span class="p">(</span><span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">))):</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;out&quot;</span><span class="p">:</span>
                <span class="c1"># if in wire_map, get new name, else use existing name</span>
                <span class="n">m_name</span> <span class="o">=</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">],</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">])</span>
                <span class="c1"># the mapped wire should already exist</span>
                <span class="k">if</span> <span class="n">m_name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;wire (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%d</span><span class="s2">) not in self&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">m_name</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">m_name</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>

                <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">wire_type</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span>
                        <span class="s2">&quot;inconsistent wire_type for (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%d</span><span class="s2">) in input_circuit&quot;</span>
                        <span class="o">%</span> <span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">][</span><span class="mi">1</span><span class="p">]))</span>

            <span class="k">elif</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;in&quot;</span><span class="p">:</span>
                <span class="c1"># ignore input nodes</span>
                <span class="k">pass</span>
            <span class="k">elif</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="n">condition</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_map_condition</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_check_condition</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">],</span> <span class="n">condition</span><span class="p">)</span>
                <span class="n">m_qargs</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">),</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">]))</span>
                <span class="n">m_cargs</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">),</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]))</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">apply_operation_front</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">],</span> <span class="n">m_qargs</span><span class="p">,</span> <span class="n">m_cargs</span><span class="p">,</span>
                                           <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;params&quot;</span><span class="p">],</span> <span class="n">condition</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;bad node type </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">])</span></div>

<div class="viewcode-block" id="DAGCircuit.size"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.size">[docs]</a>    <span class="k">def</span> <span class="nf">size</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return the number of operations.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">order</span><span class="p">()</span> <span class="o">-</span> <span class="mi">2</span> <span class="o">*</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">wire_type</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.depth"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.depth">[docs]</a>    <span class="k">def</span> <span class="nf">depth</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return the circuit depth.&quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">nx</span><span class="o">.</span><span class="n">is_directed_acyclic_graph</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
            <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;not a DAG&quot;</span><span class="p">)</span>

        <span class="k">return</span> <span class="n">nx</span><span class="o">.</span><span class="n">dag_longest_path_length</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span></div>

<div class="viewcode-block" id="DAGCircuit.width"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.width">[docs]</a>    <span class="k">def</span> <span class="nf">width</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return the total number of qubits used by the circuit.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">wire_type</span><span class="p">)</span> <span class="o">-</span> <span class="bp">self</span><span class="o">.</span><span class="n">num_cbits</span><span class="p">()</span></div>

<div class="viewcode-block" id="DAGCircuit.num_cbits"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.num_cbits">[docs]</a>    <span class="k">def</span> <span class="nf">num_cbits</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return the total number of bits used by the circuit.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">wire_type</span><span class="o">.</span><span class="n">values</span><span class="p">())</span><span class="o">.</span><span class="n">count</span><span class="p">(</span><span class="kc">True</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.num_tensor_factors"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.num_tensor_factors">[docs]</a>    <span class="k">def</span> <span class="nf">num_tensor_factors</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Compute how many components the circuit can decompose into.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="n">nx</span><span class="o">.</span><span class="n">number_weakly_connected_components</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">)</span></div>

    <span class="k">def</span> <span class="nf">_gate_string</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a QASM string for the named gate.&quot;&quot;&quot;</span>
        <span class="n">out</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;opaque&quot;</span><span class="p">]:</span>
            <span class="n">out</span> <span class="o">=</span> <span class="s2">&quot;opaque &quot;</span> <span class="o">+</span> <span class="n">name</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">out</span> <span class="o">=</span> <span class="s2">&quot;gate &quot;</span> <span class="o">+</span> <span class="n">name</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;n_args&quot;</span><span class="p">]</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
            <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;(&quot;</span> <span class="o">+</span> <span class="s2">&quot;,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="s2">&quot;)&quot;</span>
        <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot; &quot;</span> <span class="o">+</span> <span class="s2">&quot;,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;bits&quot;</span><span class="p">])</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;opaque&quot;</span><span class="p">]:</span>
            <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">{</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;body&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">qasm</span><span class="p">()</span> <span class="o">+</span> <span class="s2">&quot;}&quot;</span>
        <span class="k">return</span> <span class="n">out</span>

<div class="viewcode-block" id="DAGCircuit.qasm"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.qasm">[docs]</a>    <span class="k">def</span> <span class="nf">qasm</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">decls_only</span><span class="o">=</span><span class="kc">False</span><span class="p">,</span> <span class="n">add_swap</span><span class="o">=</span><span class="kc">False</span><span class="p">,</span>
             <span class="n">no_decls</span><span class="o">=</span><span class="kc">False</span><span class="p">,</span> <span class="n">qeflag</span><span class="o">=</span><span class="kc">False</span><span class="p">,</span> <span class="n">aliases</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">eval_symbols</span><span class="o">=</span><span class="kc">False</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a string containing QASM for this circuit.</span>

<span class="sd">        if qeflag is True, add a line to include &quot;qelib1.inc&quot;</span>
<span class="sd">        and only generate gate code for gates not in qelib1.</span>

<span class="sd">        if eval_symbols is True, evaluate all symbolic</span>
<span class="sd">        expressions to their floating point representation.</span>

<span class="sd">        if no_decls is True, only print the instructions.</span>

<span class="sd">        if aliases is not None, aliases contains a dict mapping</span>
<span class="sd">        the current qubits in the circuit to new qubit names.</span>
<span class="sd">        We will deduce the register names and sizes from aliases.</span>

<span class="sd">        if decls_only is True, only print the declarations.</span>

<span class="sd">        if add_swap is True, add the definition of swap in terms of</span>
<span class="sd">        cx if necessary.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># TODO: some of the input flags are not needed anymore</span>
        <span class="c1"># Rename qregs if necessary</span>
        <span class="k">if</span> <span class="n">aliases</span><span class="p">:</span>
            <span class="n">qregdata</span> <span class="o">=</span> <span class="p">{}</span>
            <span class="k">for</span> <span class="n">q</span> <span class="ow">in</span> <span class="n">aliases</span><span class="o">.</span><span class="n">values</span><span class="p">():</span>
                <span class="k">if</span> <span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">qregdata</span><span class="p">:</span>
                    <span class="n">qregdata</span><span class="p">[</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span> <span class="o">=</span> <span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="mi">1</span>
                <span class="k">elif</span> <span class="n">qregdata</span><span class="p">[</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span> <span class="o">&lt;</span> <span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="mi">1</span><span class="p">:</span>
                    <span class="n">qregdata</span><span class="p">[</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span> <span class="o">=</span> <span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="mi">1</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">qregdata</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span>
        <span class="c1"># Write top matter</span>
        <span class="k">if</span> <span class="n">no_decls</span><span class="p">:</span>
            <span class="n">out</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">printed_gates</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="n">out</span> <span class="o">=</span> <span class="s2">&quot;OPENQASM 2.0;</span><span class="se">\n</span><span class="s2">&quot;</span>
            <span class="k">if</span> <span class="n">qeflag</span><span class="p">:</span>
                <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;include </span><span class="se">\&quot;</span><span class="s2">qelib1.inc</span><span class="se">\&quot;</span><span class="s2">;</span><span class="se">\n</span><span class="s2">&quot;</span>
            <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">qregdata</span><span class="o">.</span><span class="n">items</span><span class="p">()):</span>
                <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;qreg </span><span class="si">%s</span><span class="s2">[</span><span class="si">%d</span><span class="s2">];</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">v</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="nb">sorted</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="o">.</span><span class="n">items</span><span class="p">()):</span>
                <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;creg </span><span class="si">%s</span><span class="s2">[</span><span class="si">%d</span><span class="s2">];</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">v</span><span class="p">)</span>
            <span class="n">omit</span> <span class="o">=</span> <span class="p">[</span><span class="s2">&quot;U&quot;</span><span class="p">,</span> <span class="s2">&quot;CX&quot;</span><span class="p">,</span> <span class="s2">&quot;measure&quot;</span><span class="p">,</span> <span class="s2">&quot;reset&quot;</span><span class="p">,</span> <span class="s2">&quot;barrier&quot;</span><span class="p">]</span>
            <span class="c1"># TODO: dagcircuit shouldn&#39;t know about extensions</span>
            <span class="k">if</span> <span class="n">qeflag</span><span class="p">:</span>
                <span class="n">qelib</span> <span class="o">=</span> <span class="p">[</span><span class="s2">&quot;u3&quot;</span><span class="p">,</span> <span class="s2">&quot;u2&quot;</span><span class="p">,</span> <span class="s2">&quot;u1&quot;</span><span class="p">,</span> <span class="s2">&quot;cx&quot;</span><span class="p">,</span> <span class="s2">&quot;id&quot;</span><span class="p">,</span> <span class="s2">&quot;x&quot;</span><span class="p">,</span> <span class="s2">&quot;y&quot;</span><span class="p">,</span> <span class="s2">&quot;z&quot;</span><span class="p">,</span> <span class="s2">&quot;h&quot;</span><span class="p">,</span>
                         <span class="s2">&quot;s&quot;</span><span class="p">,</span> <span class="s2">&quot;sdg&quot;</span><span class="p">,</span> <span class="s2">&quot;t&quot;</span><span class="p">,</span> <span class="s2">&quot;tdg&quot;</span><span class="p">,</span> <span class="s2">&quot;cz&quot;</span><span class="p">,</span> <span class="s2">&quot;cy&quot;</span><span class="p">,</span> <span class="s2">&quot;ccx&quot;</span><span class="p">,</span> <span class="s2">&quot;cu1&quot;</span><span class="p">,</span>
                         <span class="s2">&quot;cu3&quot;</span><span class="p">,</span> <span class="s2">&quot;swap&quot;</span><span class="p">,</span> <span class="s2">&quot;u0&quot;</span><span class="p">,</span> <span class="s2">&quot;rx&quot;</span><span class="p">,</span> <span class="s2">&quot;ry&quot;</span><span class="p">,</span> <span class="s2">&quot;rz&quot;</span><span class="p">,</span> <span class="s2">&quot;ch&quot;</span><span class="p">,</span> <span class="s2">&quot;crz&quot;</span><span class="p">]</span>
                <span class="n">omit</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">qelib</span><span class="p">)</span>
                <span class="n">printed_gates</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">qelib</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">k</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
                <span class="k">if</span> <span class="n">k</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">omit</span><span class="p">:</span>
                    <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;opaque&quot;</span><span class="p">]:</span>
                        <span class="n">calls</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;body&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">calls</span><span class="p">()</span>
                        <span class="k">for</span> <span class="n">c</span> <span class="ow">in</span> <span class="n">calls</span><span class="p">:</span>
                            <span class="k">if</span> <span class="n">c</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">printed_gates</span><span class="p">:</span>
                                <span class="n">out</span> <span class="o">+=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_gate_string</span><span class="p">(</span><span class="n">c</span><span class="p">)</span> <span class="o">+</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span>
                                <span class="n">printed_gates</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">c</span><span class="p">)</span>
                    <span class="k">if</span> <span class="n">k</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">printed_gates</span><span class="p">:</span>
                        <span class="n">out</span> <span class="o">+=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_gate_string</span><span class="p">(</span><span class="n">k</span><span class="p">)</span> <span class="o">+</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span>
                        <span class="n">printed_gates</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">k</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">add_swap</span> <span class="ow">and</span> <span class="ow">not</span> <span class="n">qeflag</span> <span class="ow">and</span> <span class="s2">&quot;cx&quot;</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
                <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;gate cx a,b { CX a,b; }</span><span class="se">\n</span><span class="s2">&quot;</span>
            <span class="k">if</span> <span class="n">add_swap</span> <span class="ow">and</span> <span class="s2">&quot;swap&quot;</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
                <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;gate swap a,b { cx a,b; cx b,a; cx a,b; }</span><span class="se">\n</span><span class="s2">&quot;</span>
        <span class="c1"># Write the instructions</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">decls_only</span><span class="p">:</span>
            <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">lexicographical_topological_sort</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
                <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
                <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                    <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">]</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
                        <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;if(</span><span class="si">%s</span><span class="s2">==</span><span class="si">%d</span><span class="s2">) &quot;</span> \
                               <span class="o">%</span> <span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">][</span><span class="mi">1</span><span class="p">])</span>
                    <span class="k">if</span> <span class="ow">not</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]:</span>
                        <span class="n">nm</span> <span class="o">=</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span>
                        <span class="k">if</span> <span class="n">aliases</span><span class="p">:</span>
                            <span class="n">qarglist</span> <span class="o">=</span> <span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">aliases</span><span class="p">[</span><span class="n">x</span><span class="p">],</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">])</span>
                        <span class="k">else</span><span class="p">:</span>
                            <span class="n">qarglist</span> <span class="o">=</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">]</span>
                        <span class="n">qarg</span> <span class="o">=</span> <span class="s2">&quot;,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%d</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">x</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">x</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
                                            <span class="n">qarglist</span><span class="p">))</span>
                        <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;params&quot;</span><span class="p">]:</span>
                            <span class="k">if</span> <span class="n">eval_symbols</span><span class="p">:</span>
                                <span class="n">param</span> <span class="o">=</span> <span class="s2">&quot;,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="nb">str</span><span class="p">(</span><span class="n">sympy</span><span class="o">.</span><span class="n">N</span><span class="p">(</span><span class="n">x</span><span class="p">)),</span>
                                                     <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;params&quot;</span><span class="p">]))</span>
                            <span class="k">else</span><span class="p">:</span>
                                <span class="n">param</span> <span class="o">=</span> <span class="s2">&quot;,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s2">&quot;**&quot;</span><span class="p">,</span> <span class="s2">&quot;^&quot;</span><span class="p">),</span>
                                                     <span class="nb">map</span><span class="p">(</span><span class="nb">str</span><span class="p">,</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;params&quot;</span><span class="p">])))</span>
                            <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;</span><span class="si">%s</span><span class="s2">(</span><span class="si">%s</span><span class="s2">) </span><span class="si">%s</span><span class="s2">;</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">nm</span><span class="p">,</span> <span class="n">param</span><span class="p">,</span> <span class="n">qarg</span><span class="p">)</span>
                        <span class="k">else</span><span class="p">:</span>
                            <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;</span><span class="si">%s</span><span class="s2"> </span><span class="si">%s</span><span class="s2">;</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">nm</span><span class="p">,</span> <span class="n">qarg</span><span class="p">)</span>
                    <span class="k">else</span><span class="p">:</span>
                        <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;measure&quot;</span><span class="p">:</span>
                            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">])</span> <span class="o">!=</span> <span class="mi">1</span> <span class="ow">or</span> <span class="nb">len</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">])</span> <span class="o">!=</span> <span class="mi">1</span> \
                               <span class="ow">or</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;params&quot;</span><span class="p">]:</span>
                                <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;bad node data&quot;</span><span class="p">)</span>

                            <span class="n">qname</span> <span class="o">=</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span>
                            <span class="n">qindex</span> <span class="o">=</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span>
                            <span class="k">if</span> <span class="n">aliases</span><span class="p">:</span>
                                <span class="n">newq</span> <span class="o">=</span> <span class="n">aliases</span><span class="p">[(</span><span class="n">qname</span><span class="p">,</span> <span class="n">qindex</span><span class="p">)]</span>
                                <span class="n">qname</span> <span class="o">=</span> <span class="n">newq</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
                                <span class="n">qindex</span> <span class="o">=</span> <span class="n">newq</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
                            <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;measure </span><span class="si">%s</span><span class="s2">[</span><span class="si">%d</span><span class="s2">] -&gt; </span><span class="si">%s</span><span class="s2">[</span><span class="si">%d</span><span class="s2">];</span><span class="se">\n</span><span class="s2">&quot;</span> \
                                   <span class="o">%</span> <span class="p">(</span><span class="n">qname</span><span class="p">,</span>
                                      <span class="n">qindex</span><span class="p">,</span>
                                      <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span>
                                      <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">])</span>
                        <span class="k">else</span><span class="p">:</span>
                            <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;bad node data&quot;</span><span class="p">)</span>

        <span class="k">return</span> <span class="n">out</span></div>

    <span class="k">def</span> <span class="nf">_check_wires_list</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">wires</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">,</span> <span class="n">condition</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Check that a list of wires satisfies some conditions.</span>

<span class="sd">        wires = list of (register_name, index) tuples</span>
<span class="sd">        name = name of operation</span>
<span class="sd">        input_circuit = replacement circuit for operation</span>
<span class="sd">        condition = None or (creg_name, value) if this instance of the</span>
<span class="sd">          operation is classically controlled</span>

<span class="sd">        The wires give an order for (qu)bits in the input circuit</span>
<span class="sd">        that is replacing the named operation.</span>
<span class="sd">        - no duplicate names</span>
<span class="sd">        - correct length for named operation</span>
<span class="sd">        - elements are wires of input_circuit</span>
<span class="sd">        Raises an exception otherwise.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="n">wires</span><span class="p">))</span> <span class="o">!=</span> <span class="nb">len</span><span class="p">(</span><span class="n">wires</span><span class="p">):</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicate wires&quot;</span><span class="p">)</span>

        <span class="n">wire_tot</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span>
        <span class="k">if</span> <span class="n">condition</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">wire_tot</span> <span class="o">+=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">[</span><span class="n">condition</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">wires</span><span class="p">)</span> <span class="o">!=</span> <span class="n">wire_tot</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;expected </span><span class="si">%d</span><span class="s2"> wires, got </span><span class="si">%d</span><span class="s2">&quot;</span>
                                  <span class="o">%</span> <span class="p">(</span><span class="n">wire_tot</span><span class="p">,</span> <span class="nb">len</span><span class="p">(</span><span class="n">wires</span><span class="p">)))</span>

        <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">wires</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">w</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">wire_type</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;wire (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%d</span><span class="s2">) not in input circuit&quot;</span>
                                      <span class="o">%</span> <span class="p">(</span><span class="n">w</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">w</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>

    <span class="k">def</span> <span class="nf">_make_pred_succ_maps</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">n</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return predecessor and successor dictionaries.</span>

<span class="sd">        These map from wire names to predecessor and successor</span>
<span class="sd">        nodes for the operation node n in self.multi_graph.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">pred_map</span> <span class="o">=</span> <span class="p">{</span><span class="n">e</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="s1">&#39;name&#39;</span><span class="p">]:</span> <span class="n">e</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="k">for</span> <span class="n">e</span> <span class="ow">in</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">in_edges</span><span class="p">(</span><span class="n">nbunch</span><span class="o">=</span><span class="n">n</span><span class="p">,</span> <span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">)}</span>
        <span class="n">succ_map</span> <span class="o">=</span> <span class="p">{</span><span class="n">e</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="s1">&#39;name&#39;</span><span class="p">]:</span> <span class="n">e</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="k">for</span> <span class="n">e</span> <span class="ow">in</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">out_edges</span><span class="p">(</span><span class="n">nbunch</span><span class="o">=</span><span class="n">n</span><span class="p">,</span> <span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">)}</span>
        <span class="k">return</span> <span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span>

    <span class="k">def</span> <span class="nf">_full_pred_succ_maps</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">,</span>
                             <span class="n">wire_map</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Map all wires of the input circuit.</span>

<span class="sd">        Map all wires of the input circuit to predecessor and</span>
<span class="sd">        successor nodes in self, keyed on wires in self.</span>

<span class="sd">        pred_map, succ_map dicts come from _make_pred_succ_maps</span>
<span class="sd">        input_circuit is the input circuit</span>
<span class="sd">        wire_map is the wire map from wires of input_circuit to wires of self</span>
<span class="sd">        returns full_pred_map, full_succ_map</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">full_pred_map</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="n">full_succ_map</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">input_map</span><span class="p">:</span>
            <span class="c1"># If w is wire mapped, find the corresponding predecessor</span>
            <span class="c1"># of the node</span>
            <span class="k">if</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">wire_map</span><span class="p">:</span>
                <span class="n">full_pred_map</span><span class="p">[</span><span class="n">wire_map</span><span class="p">[</span><span class="n">w</span><span class="p">]]</span> <span class="o">=</span> <span class="n">pred_map</span><span class="p">[</span><span class="n">wire_map</span><span class="p">[</span><span class="n">w</span><span class="p">]]</span>
                <span class="n">full_succ_map</span><span class="p">[</span><span class="n">wire_map</span><span class="p">[</span><span class="n">w</span><span class="p">]]</span> <span class="o">=</span> <span class="n">succ_map</span><span class="p">[</span><span class="n">wire_map</span><span class="p">[</span><span class="n">w</span><span class="p">]]</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="c1"># Otherwise, use the corresponding output nodes of self</span>
                <span class="c1"># and compute the predecessor.</span>
                <span class="n">full_succ_map</span><span class="p">[</span><span class="n">w</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">]</span>
                <span class="n">full_pred_map</span><span class="p">[</span><span class="n">w</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">predecessors</span><span class="p">(</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">])[</span><span class="mi">0</span><span class="p">]</span>
                <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">predecessors</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">])))</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span>
                        <span class="s2">&quot;too many predecessors for (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%d</span><span class="s2">) output node&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">w</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">w</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
                    <span class="p">)</span>

        <span class="k">return</span> <span class="n">full_pred_map</span><span class="p">,</span> <span class="n">full_succ_map</span>

<div class="viewcode-block" id="DAGCircuit.substitute_circuit_all"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.substitute_circuit_all">[docs]</a>    <span class="k">def</span> <span class="nf">substitute_circuit_all</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">,</span> <span class="n">wires</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Replace every occurrence of named operation with input_circuit.&quot;&quot;&quot;</span>
        <span class="c1"># TODO: rewrite this method to call substitute_circuit_one</span>
        <span class="n">wires</span> <span class="o">=</span> <span class="n">wires</span> <span class="ow">or</span> <span class="kc">None</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2"> is not in the list of basis operations&quot;</span>
                                  <span class="o">%</span> <span class="n">name</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_check_wires_list</span><span class="p">(</span><span class="n">wires</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">)</span>
        <span class="n">union_basis</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_basis</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>
        <span class="n">union_gates</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_gates</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>

        <span class="c1"># Create a proxy wire_map to identify fragments and duplicates</span>
        <span class="c1"># and determine what registers need to be added to self</span>
        <span class="n">proxy_map</span> <span class="o">=</span> <span class="p">{</span><span class="n">w</span><span class="p">:</span> <span class="p">(</span><span class="s2">&quot;&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">wires</span><span class="p">}</span>
        <span class="n">add_qregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_registers</span><span class="p">(</span><span class="n">proxy_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">qregs</span><span class="p">,</span>
                                                  <span class="p">{},</span> <span class="kc">False</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">r</span> <span class="ow">in</span> <span class="n">add_qregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">r</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">r</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>

        <span class="n">add_cregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_registers</span><span class="p">(</span><span class="n">proxy_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">cregs</span><span class="p">,</span>
                                                  <span class="p">{},</span> <span class="kc">False</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">r</span> <span class="ow">in</span> <span class="n">add_cregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">r</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">r</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>

        <span class="c1"># Iterate through the nodes of self and replace the selected nodes</span>
        <span class="c1"># by iterating through the input_circuit, constructing and</span>
        <span class="c1"># checking the validity of the wire_map for each replacement</span>
        <span class="c1"># NOTE: We do not replace conditioned gates. One way to implement</span>
        <span class="c1">#       this later is to add or update the conditions of each gate</span>
        <span class="c1">#       that we add from the input_circuit.</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="n">union_basis</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="n">union_gates</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span> <span class="ow">and</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="n">name</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">]</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
                    <span class="n">wire_map</span> <span class="o">=</span> <span class="p">{</span><span class="n">k</span><span class="p">:</span> <span class="n">v</span> <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="nb">zip</span><span class="p">(</span><span class="n">wires</span><span class="p">,</span>
                                                     <span class="p">[</span><span class="n">i</span> <span class="k">for</span> <span class="n">s</span> <span class="ow">in</span> <span class="p">[</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">],</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]]</span>
                                                      <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="n">s</span><span class="p">])}</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_validity</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span> <span class="n">wires</span><span class="p">,</span>
                                                 <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">)</span>
                    <span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_pred_succ_maps</span><span class="p">(</span><span class="n">n</span><span class="p">)</span>
                    <span class="n">full_pred_map</span><span class="p">,</span> <span class="n">full_succ_map</span> <span class="o">=</span> \
                        <span class="bp">self</span><span class="o">.</span><span class="n">_full_pred_succ_maps</span><span class="p">(</span><span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="p">,</span> <span class="n">wire_map</span><span class="p">)</span>
                    <span class="c1"># Now that we know the connections, delete node</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span>
                    <span class="c1"># Iterate over nodes of input_circuit</span>
                    <span class="k">for</span> <span class="n">m</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
                        <span class="n">md</span> <span class="o">=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">m</span><span class="p">]</span>
                        <span class="k">if</span> <span class="n">md</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                            <span class="c1"># Insert a new node</span>
                            <span class="n">condition</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_map_condition</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span>
                                                            <span class="n">md</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
                            <span class="n">m_qargs</span> <span class="o">=</span> <span class="p">[</span><span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">)</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="n">md</span><span class="p">[</span><span class="s2">&quot;qargs0&quot;</span><span class="p">]]</span>
                            <span class="n">m_cargs</span> <span class="o">=</span> <span class="p">[</span><span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">)</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="n">md</span><span class="p">[</span><span class="s2">&quot;cargs0&quot;</span><span class="p">]]</span>
                            <span class="bp">self</span><span class="o">.</span><span class="n">_add_op_node</span><span class="p">(</span><span class="n">md</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">],</span> <span class="n">m_qargs</span><span class="p">,</span> <span class="n">m_cargs</span><span class="p">,</span>
                                              <span class="n">md</span><span class="p">[</span><span class="s2">&quot;params&quot;</span><span class="p">],</span> <span class="n">condition</span><span class="p">)</span>
                            <span class="c1"># Add edges from predecessor nodes to new node</span>
                            <span class="c1"># and update predecessor nodes that change</span>
                            <span class="n">all_cbits</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">condition</span><span class="p">)</span>
                            <span class="n">all_cbits</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">m_cargs</span><span class="p">)</span>
                            <span class="n">al</span> <span class="o">=</span> <span class="p">[</span><span class="n">m_qargs</span><span class="p">,</span> <span class="n">all_cbits</span><span class="p">]</span>
                            <span class="k">for</span> <span class="n">q</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">chain</span><span class="p">(</span><span class="o">*</span><span class="n">al</span><span class="p">):</span>
                                <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">full_pred_map</span><span class="p">[</span><span class="n">q</span><span class="p">],</span>
                                                          <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">,</span> <span class="n">name</span><span class="o">=</span><span class="n">q</span><span class="p">)</span>
                                <span class="n">full_pred_map</span><span class="p">[</span><span class="n">q</span><span class="p">]</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">)</span>
                    <span class="c1"># Connect all predecessors and successors, and remove</span>
                    <span class="c1"># residual edges between input and output nodes</span>
                    <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">full_pred_map</span><span class="p">:</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">full_pred_map</span><span class="p">[</span><span class="n">w</span><span class="p">],</span> <span class="n">full_succ_map</span><span class="p">[</span><span class="n">w</span><span class="p">],</span>
                                                  <span class="n">name</span><span class="o">=</span><span class="n">w</span><span class="p">)</span>
                        <span class="n">o_pred</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">predecessors</span><span class="p">(</span>
                            <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">]))</span>
                        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">o_pred</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">:</span>
                            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">o_pred</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">:</span>
                                <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;expected 2 predecessors here&quot;</span><span class="p">)</span>

                            <span class="n">p</span> <span class="o">=</span> <span class="p">[</span><span class="n">x</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="n">o_pred</span> <span class="k">if</span> <span class="n">x</span> <span class="o">!=</span> <span class="n">full_pred_map</span><span class="p">[</span><span class="n">w</span><span class="p">]]</span>
                            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
                                <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;expected 1 predecessor to pass filter&quot;</span><span class="p">)</span>

                            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_edge</span><span class="p">(</span>
                                <span class="n">p</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">])</span></div>

<div class="viewcode-block" id="DAGCircuit.substitute_circuit_one"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.substitute_circuit_one">[docs]</a>    <span class="k">def</span> <span class="nf">substitute_circuit_one</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">node</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">,</span> <span class="n">wires</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Replace one node with input_circuit.</span>

<span class="sd">        node is a reference to a node of self.multi_graph of type &quot;op&quot;</span>
<span class="sd">        input_circuit is a DAGCircuit</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">wires</span> <span class="o">=</span> <span class="n">wires</span> <span class="ow">or</span> <span class="kc">None</span>
        <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">node</span><span class="p">]</span>

        <span class="n">name</span> <span class="o">=</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_wires_list</span><span class="p">(</span><span class="n">wires</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">,</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
        <span class="n">union_basis</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_basis</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>
        <span class="n">union_gates</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_gates</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>

        <span class="c1"># Create a proxy wire_map to identify fragments and duplicates</span>
        <span class="c1"># and determine what registers need to be added to self</span>
        <span class="n">proxy_map</span> <span class="o">=</span> <span class="p">{</span><span class="n">w</span><span class="p">:</span> <span class="p">(</span><span class="s2">&quot;&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">wires</span><span class="p">}</span>
        <span class="n">add_qregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_registers</span><span class="p">(</span><span class="n">proxy_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">qregs</span><span class="p">,</span>
                                                  <span class="p">{},</span> <span class="kc">False</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">r</span> <span class="ow">in</span> <span class="n">add_qregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">r</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">r</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>

        <span class="n">add_cregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_registers</span><span class="p">(</span><span class="n">proxy_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">cregs</span><span class="p">,</span>
                                                  <span class="p">{},</span> <span class="kc">False</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">r</span> <span class="ow">in</span> <span class="n">add_cregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">r</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">r</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>

        <span class="c1"># Replace the node by iterating through the input_circuit.</span>
        <span class="c1"># Constructing and checking the validity of the wire_map.</span>
        <span class="c1"># If a gate is conditioned, we expect the replacement subcircuit</span>
        <span class="c1"># to depend on those control bits as well.</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="n">union_basis</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="n">union_gates</span>

        <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;expected node type </span><span class="se">\&quot;</span><span class="s2">op</span><span class="se">\&quot;</span><span class="s2">, got </span><span class="si">%s</span><span class="s2">&quot;</span>
                                  <span class="o">%</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">])</span>

        <span class="n">condition_bit_list</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>

        <span class="n">wire_map</span> <span class="o">=</span> <span class="p">{</span><span class="n">k</span><span class="p">:</span> <span class="n">v</span> <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="nb">zip</span><span class="p">(</span><span class="n">wires</span><span class="p">,</span>
                                         <span class="p">[</span><span class="n">i</span> <span class="k">for</span> <span class="n">s</span> <span class="ow">in</span> <span class="p">[</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">],</span>
                                                      <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">],</span>
                                                      <span class="n">condition_bit_list</span><span class="p">]</span>
                                          <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="n">s</span><span class="p">])}</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_validity</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span> <span class="n">wires</span><span class="p">,</span>
                                     <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">)</span>
        <span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_pred_succ_maps</span><span class="p">(</span><span class="n">node</span><span class="p">)</span>
        <span class="n">full_pred_map</span><span class="p">,</span> <span class="n">full_succ_map</span> <span class="o">=</span> \
            <span class="bp">self</span><span class="o">.</span><span class="n">_full_pred_succ_maps</span><span class="p">(</span><span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span><span class="p">,</span>
                                      <span class="n">input_circuit</span><span class="p">,</span> <span class="n">wire_map</span><span class="p">)</span>
        <span class="c1"># Now that we know the connections, delete node</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_node</span><span class="p">(</span><span class="n">node</span><span class="p">)</span>
        <span class="c1"># Iterate over nodes of input_circuit</span>
        <span class="k">for</span> <span class="n">m</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
            <span class="n">md</span> <span class="o">=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">m</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">md</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="c1"># Insert a new node</span>
                <span class="n">condition</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_map_condition</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span> <span class="n">md</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
                <span class="n">m_qargs</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">),</span>
                                   <span class="n">md</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">]))</span>
                <span class="n">m_cargs</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">),</span>
                                   <span class="n">md</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]))</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_add_op_node</span><span class="p">(</span><span class="n">md</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">],</span> <span class="n">m_qargs</span><span class="p">,</span> <span class="n">m_cargs</span><span class="p">,</span>
                                  <span class="n">md</span><span class="p">[</span><span class="s2">&quot;params&quot;</span><span class="p">],</span> <span class="n">condition</span><span class="p">)</span>
                <span class="c1"># Add edges from predecessor nodes to new node</span>
                <span class="c1"># and update predecessor nodes that change</span>
                <span class="n">all_cbits</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">condition</span><span class="p">)</span>
                <span class="n">all_cbits</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">m_cargs</span><span class="p">)</span>
                <span class="n">al</span> <span class="o">=</span> <span class="p">[</span><span class="n">m_qargs</span><span class="p">,</span> <span class="n">all_cbits</span><span class="p">]</span>
                <span class="k">for</span> <span class="n">q</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">chain</span><span class="p">(</span><span class="o">*</span><span class="n">al</span><span class="p">):</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">full_pred_map</span><span class="p">[</span><span class="n">q</span><span class="p">],</span>
                                              <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">,</span>
                                              <span class="n">name</span><span class="o">=</span><span class="n">q</span><span class="p">)</span>
                    <span class="n">full_pred_map</span><span class="p">[</span><span class="n">q</span><span class="p">]</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">)</span>
        <span class="c1"># Connect all predecessors and successors, and remove</span>
        <span class="c1"># residual edges between input and output nodes</span>
        <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">full_pred_map</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span>
                <span class="n">full_pred_map</span><span class="p">[</span><span class="n">w</span><span class="p">],</span> <span class="n">full_succ_map</span><span class="p">[</span><span class="n">w</span><span class="p">],</span> <span class="n">name</span><span class="o">=</span><span class="n">w</span><span class="p">)</span>
            <span class="n">o_pred</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">predecessors</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">]))</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">o_pred</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">:</span>
                <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">o_pred</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;expected 2 predecessors here&quot;</span><span class="p">)</span>

                <span class="n">p</span> <span class="o">=</span> <span class="p">[</span><span class="n">x</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="n">o_pred</span> <span class="k">if</span> <span class="n">x</span> <span class="o">!=</span> <span class="n">full_pred_map</span><span class="p">[</span><span class="n">w</span><span class="p">]]</span>
                <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;expected 1 predecessor to pass filter&quot;</span><span class="p">)</span>

                <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_edge</span><span class="p">(</span><span class="n">p</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">])</span></div>

<div class="viewcode-block" id="DAGCircuit.get_named_nodes"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.get_named_nodes">[docs]</a>    <span class="k">def</span> <span class="nf">get_named_nodes</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a list of &quot;op&quot; nodes with the given name.&quot;&quot;&quot;</span>
        <span class="n">nlist</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2"> is not in the list of basis operations&quot;</span>
                                  <span class="o">%</span> <span class="n">name</span><span class="p">)</span>

        <span class="c1"># Iterate through the nodes of self in topological order</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span> <span class="ow">and</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="n">name</span><span class="p">:</span>
                <span class="n">nlist</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">n</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">nlist</span></div>

    <span class="k">def</span> <span class="nf">_remove_op_node</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">n</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Remove an operation node n.</span>

<span class="sd">        Add edges from predecessors to successors.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_pred_succ_maps</span><span class="p">(</span><span class="n">n</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">pred_map</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">pred_map</span><span class="p">[</span><span class="n">w</span><span class="p">],</span> <span class="n">succ_map</span><span class="p">[</span><span class="n">w</span><span class="p">],</span> <span class="n">name</span><span class="o">=</span><span class="n">w</span><span class="p">)</span>

<div class="viewcode-block" id="DAGCircuit.remove_ancestors_of"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.remove_ancestors_of">[docs]</a>    <span class="k">def</span> <span class="nf">remove_ancestors_of</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">node</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Remove all of the ancestor operation nodes of node.&quot;&quot;&quot;</span>
        <span class="n">anc</span> <span class="o">=</span> <span class="n">nx</span><span class="o">.</span><span class="n">ancestors</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span>
        <span class="c1"># TODO: probably better to do all at once using</span>
        <span class="c1"># multi_graph.remove_nodes_from; same for related functions ...</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">anc</span><span class="p">:</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_remove_op_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.remove_descendants_of"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.remove_descendants_of">[docs]</a>    <span class="k">def</span> <span class="nf">remove_descendants_of</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">node</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Remove all of the descendant operation nodes of node.&quot;&quot;&quot;</span>
        <span class="n">dec</span> <span class="o">=</span> <span class="n">nx</span><span class="o">.</span><span class="n">descendants</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">dec</span><span class="p">:</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_remove_op_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.remove_nonancestors_of"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.remove_nonancestors_of">[docs]</a>    <span class="k">def</span> <span class="nf">remove_nonancestors_of</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">node</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Remove all of the non-ancestors operation nodes of node.&quot;&quot;&quot;</span>
        <span class="n">anc</span> <span class="o">=</span> <span class="n">nx</span><span class="o">.</span><span class="n">ancestors</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span>
        <span class="n">comp</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">())</span> <span class="o">-</span> <span class="nb">set</span><span class="p">(</span><span class="n">anc</span><span class="p">))</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">comp</span><span class="p">:</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_remove_op_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.remove_nondescendants_of"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.remove_nondescendants_of">[docs]</a>    <span class="k">def</span> <span class="nf">remove_nondescendants_of</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">node</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Remove all of the non-descendants operation nodes of node.&quot;&quot;&quot;</span>
        <span class="n">dec</span> <span class="o">=</span> <span class="n">nx</span><span class="o">.</span><span class="n">descendants</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span>
        <span class="n">comp</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">())</span> <span class="o">-</span> <span class="nb">set</span><span class="p">(</span><span class="n">dec</span><span class="p">))</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">comp</span><span class="p">:</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_remove_op_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.layers"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.layers">[docs]</a>    <span class="k">def</span> <span class="nf">layers</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a list of layers for all d layers of this circuit.</span>

<span class="sd">        A layer is a circuit whose gates act on disjoint qubits, i.e.</span>
<span class="sd">        a layer has depth 1. The total number of layers equals the</span>
<span class="sd">        circuit depth d. The layers are indexed from 0 to d-1 with the</span>
<span class="sd">        earliest layer at index 0. The layers are constructed using a</span>
<span class="sd">        greedy algorithm. Each returned layer is a dict containing</span>
<span class="sd">        {&quot;graph&quot;: circuit graph, &quot;partition&quot;: list of qubit lists}.</span>


<span class="sd">        TODO: Gates that use the same cbits will end up in different</span>
<span class="sd">        layers as this is currently implemented. This may not be</span>
<span class="sd">        the desired behavior.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">layers_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="c1"># node_map contains an input node or previous layer node for</span>
        <span class="c1"># each wire in the circuit.</span>
        <span class="n">node_map</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">deepcopy</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">)</span>
        <span class="c1"># wires_with_ops_remaining is a set of wire names that have</span>
        <span class="c1"># operations we still need to assign to layers</span>
        <span class="n">wires_with_ops_remaining</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="o">.</span><span class="n">keys</span><span class="p">()))</span>

        <span class="k">while</span> <span class="n">wires_with_ops_remaining</span><span class="p">:</span>
            <span class="c1"># Create a new circuit graph and populate with regs and basis</span>
            <span class="n">new_layer</span> <span class="o">=</span> <span class="n">DAGCircuit</span><span class="p">()</span>
            <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                <span class="n">new_layer</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">v</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                <span class="n">new_layer</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">v</span><span class="p">)</span>
            <span class="n">new_layer</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">deepcopy</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">)</span>
            <span class="n">new_layer</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">deepcopy</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">)</span>
            <span class="c1"># Save the support of each operation we add to the layer</span>
            <span class="n">support_list</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="c1"># Determine what operations to add in this layer</span>
            <span class="c1"># ops_touched is a map from operation nodes touched in this</span>
            <span class="c1"># iteration to the set of their unvisited input wires. When all</span>
            <span class="c1"># of the inputs of a touched node are visited, the node is a</span>
            <span class="c1"># foreground node we can add to the current layer.</span>
            <span class="n">ops_touched</span> <span class="o">=</span> <span class="p">{}</span>
            <span class="n">wires_loop</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">wires_with_ops_remaining</span><span class="p">)</span>
            <span class="n">emit</span> <span class="o">=</span> <span class="kc">False</span>
            <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">wires_loop</span><span class="p">:</span>
                <span class="n">oe</span> <span class="o">=</span> <span class="p">[</span><span class="n">x</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">out_edges</span><span class="p">(</span><span class="n">nbunch</span><span class="o">=</span><span class="p">[</span><span class="n">node_map</span><span class="p">[</span><span class="n">w</span><span class="p">]],</span>
                                                            <span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span> <span class="k">if</span>
                      <span class="n">x</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="n">w</span><span class="p">]</span>
                <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">oe</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;should only be one out-edge per (qu)bit&quot;</span><span class="p">)</span>

                <span class="n">nxt_nd_idx</span> <span class="o">=</span> <span class="n">oe</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span>
                <span class="n">nxt_nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">nxt_nd_idx</span><span class="p">]</span>
                <span class="c1"># If we reach an output node, we are done with this wire.</span>
                <span class="k">if</span> <span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;out&quot;</span><span class="p">:</span>
                    <span class="n">wires_with_ops_remaining</span><span class="o">.</span><span class="n">remove</span><span class="p">(</span><span class="n">w</span><span class="p">)</span>
                <span class="c1"># Otherwise, we are somewhere inside the circuit</span>
                <span class="k">elif</span> <span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                    <span class="c1"># Operation data</span>
                    <span class="n">qa</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">])</span>
                    <span class="n">ca</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">])</span>
                    <span class="n">pa</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;params&quot;</span><span class="p">])</span>
                    <span class="n">co</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
                    <span class="n">cob</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">co</span><span class="p">)</span>
                    <span class="c1"># First time we see an operation, add to ops_touched</span>
                    <span class="k">if</span> <span class="n">nxt_nd_idx</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">ops_touched</span><span class="p">:</span>
                        <span class="n">ops_touched</span><span class="p">[</span><span class="n">nxt_nd_idx</span><span class="p">]</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="n">qa</span><span class="p">)</span> <span class="o">|</span> <span class="nb">set</span><span class="p">(</span><span class="n">ca</span><span class="p">)</span> <span class="o">|</span> <span class="nb">set</span><span class="p">(</span><span class="n">cob</span><span class="p">)</span>
                    <span class="c1"># Mark inputs visited by deleting from set</span>
                    <span class="c1"># NOTE: expect trouble with if(c==1) measure q -&gt; c;</span>
                    <span class="k">if</span> <span class="n">w</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">ops_touched</span><span class="p">[</span><span class="n">nxt_nd_idx</span><span class="p">]:</span>
                        <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;expected wire&quot;</span><span class="p">)</span>

                    <span class="n">ops_touched</span><span class="p">[</span><span class="n">nxt_nd_idx</span><span class="p">]</span><span class="o">.</span><span class="n">remove</span><span class="p">(</span><span class="n">w</span><span class="p">)</span>
                    <span class="c1"># Node becomes &quot;foreground&quot; if set becomes empty,</span>
                    <span class="c1"># i.e. every input is available for this operation</span>
                    <span class="k">if</span> <span class="ow">not</span> <span class="n">ops_touched</span><span class="p">[</span><span class="n">nxt_nd_idx</span><span class="p">]:</span>
                        <span class="c1"># Add node to new_layer</span>
                        <span class="n">new_layer</span><span class="o">.</span><span class="n">apply_operation_back</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">],</span>
                                                       <span class="n">qa</span><span class="p">,</span> <span class="n">ca</span><span class="p">,</span> <span class="n">pa</span><span class="p">,</span> <span class="n">co</span><span class="p">)</span>
                        <span class="c1"># Update node_map to point to this op</span>
                        <span class="k">for</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">chain</span><span class="p">(</span><span class="n">qa</span><span class="p">,</span> <span class="n">ca</span><span class="p">,</span> <span class="n">cob</span><span class="p">):</span>
                            <span class="n">node_map</span><span class="p">[</span><span class="n">v</span><span class="p">]</span> <span class="o">=</span> <span class="n">nxt_nd_idx</span>
                        <span class="c1"># Add operation to partition</span>
                        <span class="k">if</span> <span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="s2">&quot;barrier&quot;</span><span class="p">:</span>
                            <span class="c1"># support_list.append(list(set(qa) | set(ca) |</span>
                            <span class="c1">#                          set(cob)))</span>
                            <span class="n">support_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="nb">list</span><span class="p">(</span><span class="n">qa</span><span class="p">))</span>
                        <span class="n">emit</span> <span class="o">=</span> <span class="kc">True</span>
            <span class="k">if</span> <span class="n">emit</span><span class="p">:</span>
                <span class="n">l_dict</span> <span class="o">=</span> <span class="p">{</span><span class="s2">&quot;graph&quot;</span><span class="p">:</span> <span class="n">new_layer</span><span class="p">,</span> <span class="s2">&quot;partition&quot;</span><span class="p">:</span> <span class="n">support_list</span><span class="p">}</span>
                <span class="n">layers_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">l_dict</span><span class="p">)</span>
                <span class="n">emit</span> <span class="o">=</span> <span class="kc">False</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">wires_with_ops_remaining</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">QISKitError</span><span class="p">(</span><span class="s2">&quot;not finished but empty?&quot;</span><span class="p">)</span>

        <span class="k">return</span> <span class="n">layers_list</span></div>

<div class="viewcode-block" id="DAGCircuit.serial_layers"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.serial_layers">[docs]</a>    <span class="k">def</span> <span class="nf">serial_layers</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a list of layers for all gates of this circuit.</span>

<span class="sd">        A serial layer is a circuit with one gate. The layers have the</span>
<span class="sd">        same structure as in layers().</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">layers_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
            <span class="n">nxt_nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="n">new_layer</span> <span class="o">=</span> <span class="n">DAGCircuit</span><span class="p">()</span>
                <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                    <span class="n">new_layer</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">v</span><span class="p">)</span>
                <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                    <span class="n">new_layer</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">v</span><span class="p">)</span>
                <span class="n">new_layer</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">deepcopy</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">)</span>
                <span class="n">new_layer</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">deepcopy</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">)</span>
                <span class="c1"># Save the support of the operation we add to the layer</span>
                <span class="n">support_list</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="c1"># Operation data</span>
                <span class="n">qa</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">])</span>
                <span class="n">ca</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">])</span>
                <span class="n">pa</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;params&quot;</span><span class="p">])</span>
                <span class="n">co</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
                <span class="n">_</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">co</span><span class="p">)</span>
                <span class="c1"># Add node to new_layer</span>
                <span class="n">new_layer</span><span class="o">.</span><span class="n">apply_operation_back</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">],</span>
                                               <span class="n">qa</span><span class="p">,</span> <span class="n">ca</span><span class="p">,</span> <span class="n">pa</span><span class="p">,</span> <span class="n">co</span><span class="p">)</span>
                <span class="c1"># Add operation to partition</span>
                <span class="k">if</span> <span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="s2">&quot;barrier&quot;</span><span class="p">:</span>
                    <span class="c1"># support_list.append(list(set(qa) | set(ca) | set(cob)))</span>
                    <span class="n">support_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="nb">list</span><span class="p">(</span><span class="n">qa</span><span class="p">))</span>
                <span class="n">l_dict</span> <span class="o">=</span> <span class="p">{</span><span class="s2">&quot;graph&quot;</span><span class="p">:</span> <span class="n">new_layer</span><span class="p">,</span> <span class="s2">&quot;partition&quot;</span><span class="p">:</span> <span class="n">support_list</span><span class="p">}</span>
                <span class="n">layers_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">l_dict</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">layers_list</span></div>

<div class="viewcode-block" id="DAGCircuit.collect_runs"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.collect_runs">[docs]</a>    <span class="k">def</span> <span class="nf">collect_runs</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">namelist</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a set of runs of &quot;op&quot; nodes with the given names.</span>

<span class="sd">        For example, &quot;... h q[0]; cx q[0],q[1]; cx q[0],q[1]; h q[1]; ..&quot;</span>
<span class="sd">        would produce the tuple of cx nodes as an element of the set returned</span>
<span class="sd">        from a call to collect_runs([&quot;cx&quot;]). If instead the cx nodes were</span>
<span class="sd">        &quot;cx q[0],q[1]; cx q[1],q[0];&quot;, the method would still return the</span>
<span class="sd">        pair in a tuple. The namelist can contain names that are not</span>
<span class="sd">        in the circuit&#39;s basis.</span>

<span class="sd">        Nodes must have only one successor to continue the run.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">group_list</span> <span class="o">=</span> <span class="p">[]</span>

        <span class="c1"># Iterate through the nodes of self in topological order</span>
        <span class="c1"># and form tuples containing sequences of gates</span>
        <span class="c1"># on the same qubit(s).</span>
        <span class="n">ts</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">))</span>
        <span class="n">nodes_seen</span> <span class="o">=</span> <span class="nb">dict</span><span class="p">(</span><span class="nb">zip</span><span class="p">(</span><span class="n">ts</span><span class="p">,</span> <span class="p">[</span><span class="kc">False</span><span class="p">]</span> <span class="o">*</span> <span class="nb">len</span><span class="p">(</span><span class="n">ts</span><span class="p">)))</span>
        <span class="k">for</span> <span class="n">node</span> <span class="ow">in</span> <span class="n">ts</span><span class="p">:</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">node</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span> <span class="ow">and</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="ow">in</span> <span class="n">namelist</span> \
               <span class="ow">and</span> <span class="ow">not</span> <span class="n">nodes_seen</span><span class="p">[</span><span class="n">node</span><span class="p">]:</span>
                <span class="n">group</span> <span class="o">=</span> <span class="p">[</span><span class="n">node</span><span class="p">]</span>
                <span class="n">nodes_seen</span><span class="p">[</span><span class="n">node</span><span class="p">]</span> <span class="o">=</span> <span class="kc">True</span>
                <span class="n">s</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">successors</span><span class="p">(</span><span class="n">node</span><span class="p">))</span>
                <span class="k">while</span> <span class="nb">len</span><span class="p">(</span><span class="n">s</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span> <span class="ow">and</span> \
                        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">]][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span> <span class="ow">and</span> \
                        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">]][</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="ow">in</span> <span class="n">namelist</span><span class="p">:</span>
                    <span class="n">group</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
                    <span class="n">nodes_seen</span><span class="p">[</span><span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span> <span class="o">=</span> <span class="kc">True</span>
                    <span class="n">s</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">successors</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">]))</span>
                <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">group</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">:</span>
                    <span class="n">group_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="nb">tuple</span><span class="p">(</span><span class="n">group</span><span class="p">))</span>
        <span class="k">return</span> <span class="nb">set</span><span class="p">(</span><span class="n">group_list</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.count_ops"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.count_ops">[docs]</a>    <span class="k">def</span> <span class="nf">count_ops</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Count the occurrences of operation names.</span>

<span class="sd">        Returns a dictionary of counts keyed on the operation name.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">op_dict</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">node</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">node</span><span class="p">]</span>
            <span class="n">name</span> <span class="o">=</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">op_dict</span><span class="p">:</span>
                    <span class="n">op_dict</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">op_dict</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">+=</span> <span class="mi">1</span>
        <span class="k">return</span> <span class="n">op_dict</span></div>

<div class="viewcode-block" id="DAGCircuit.property_summary"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.property_summary">[docs]</a>    <span class="k">def</span> <span class="nf">property_summary</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a dictionary of circuit properties.&quot;&quot;&quot;</span>
        <span class="n">summary</span> <span class="o">=</span> <span class="p">{</span><span class="s2">&quot;size&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">size</span><span class="p">(),</span>
                   <span class="s2">&quot;depth&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">depth</span><span class="p">(),</span>
                   <span class="s2">&quot;width&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">width</span><span class="p">(),</span>
                   <span class="s2">&quot;bits&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">num_cbits</span><span class="p">(),</span>
                   <span class="s2">&quot;factors&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">num_tensor_factors</span><span class="p">(),</span>
                   <span class="s2">&quot;operations&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">count_ops</span><span class="p">()}</span>
        <span class="k">return</span> <span class="n">summary</span></div>

<div class="viewcode-block" id="DAGCircuit.fromQuantumCircuit"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit.DAGCircuit.html#qiskit.dagcircuit.DAGCircuit.fromQuantumCircuit">[docs]</a>    <span class="nd">@staticmethod</span>
    <span class="k">def</span> <span class="nf">fromQuantumCircuit</span><span class="p">(</span><span class="n">circuit</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Returns a DAGCircuit object from a QuantumCircuit</span>

<span class="sd">        None of the gates are expanded, i.e. the gates that are defined in the</span>
<span class="sd">        circuit are included in the gate basis.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">dagcircuit</span> <span class="o">=</span> <span class="n">DAGCircuit</span><span class="p">()</span>
        <span class="k">for</span> <span class="n">register</span> <span class="ow">in</span> <span class="n">circuit</span><span class="o">.</span><span class="n">regs</span><span class="o">.</span><span class="n">values</span><span class="p">():</span>
            <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">register</span><span class="p">,</span> <span class="n">QuantumRegister</span><span class="p">):</span>
                <span class="n">dagcircuit</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">register</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="nb">len</span><span class="p">(</span><span class="n">register</span><span class="p">))</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">dagcircuit</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">register</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="nb">len</span><span class="p">(</span><span class="n">register</span><span class="p">))</span>
        <span class="c1"># Add user gate definitions</span>
        <span class="k">for</span> <span class="n">name</span><span class="p">,</span> <span class="n">data</span> <span class="ow">in</span> <span class="n">circuit</span><span class="o">.</span><span class="n">definitions</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">dagcircuit</span><span class="o">.</span><span class="n">add_basis_element</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">data</span><span class="p">[</span><span class="s2">&quot;n_bits&quot;</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span>
                                         <span class="n">data</span><span class="p">[</span><span class="s2">&quot;n_args&quot;</span><span class="p">])</span>
            <span class="n">dagcircuit</span><span class="o">.</span><span class="n">add_gate_data</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">data</span><span class="p">)</span>
        <span class="c1"># Add instructions</span>
        <span class="n">builtins</span> <span class="o">=</span> <span class="p">{</span>
            <span class="s2">&quot;U&quot;</span><span class="p">:</span> <span class="p">[</span><span class="s2">&quot;U&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">],</span>
            <span class="s2">&quot;CX&quot;</span><span class="p">:</span> <span class="p">[</span><span class="s2">&quot;CX&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">],</span>
            <span class="s2">&quot;measure&quot;</span><span class="p">:</span> <span class="p">[</span><span class="s2">&quot;measure&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">],</span>
            <span class="s2">&quot;reset&quot;</span><span class="p">:</span> <span class="p">[</span><span class="s2">&quot;reset&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">],</span>
            <span class="s2">&quot;barrier&quot;</span><span class="p">:</span> <span class="p">[</span><span class="s2">&quot;barrier&quot;</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">]</span>
        <span class="p">}</span>
        <span class="k">for</span> <span class="n">main_instruction</span> <span class="ow">in</span> <span class="n">circuit</span><span class="o">.</span><span class="n">data</span><span class="p">:</span>
            <span class="c1"># TODO: generate definitions and nodes for CompositeGates,</span>
            <span class="c1"># for now simply drop their instructions into the DAG</span>
            <span class="n">instruction_list</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">main_instruction</span><span class="p">,</span> <span class="n">CompositeGate</span><span class="p">):</span>
                <span class="n">instruction_list</span> <span class="o">=</span> <span class="n">main_instruction</span><span class="o">.</span><span class="n">instruction_list</span><span class="p">()</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">instruction_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">main_instruction</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">instruction</span> <span class="ow">in</span> <span class="n">instruction_list</span><span class="p">:</span>
                <span class="c1"># Add OpenQASM built-in gates on demand</span>
                <span class="k">if</span> <span class="n">instruction</span><span class="o">.</span><span class="n">name</span> <span class="ow">in</span> <span class="n">builtins</span><span class="p">:</span>
                    <span class="n">dagcircuit</span><span class="o">.</span><span class="n">add_basis_element</span><span class="p">(</span><span class="o">*</span><span class="n">builtins</span><span class="p">[</span><span class="n">instruction</span><span class="o">.</span><span class="n">name</span><span class="p">])</span>
                <span class="c1"># Separate classical arguments to measurements</span>
                <span class="k">if</span> <span class="n">instruction</span><span class="o">.</span><span class="n">name</span> <span class="o">==</span> <span class="s2">&quot;measure&quot;</span><span class="p">:</span>
                    <span class="n">qargs</span> <span class="o">=</span> <span class="p">[(</span><span class="n">instruction</span><span class="o">.</span><span class="n">arg</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">instruction</span><span class="o">.</span><span class="n">arg</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">])]</span>
                    <span class="n">cargs</span> <span class="o">=</span> <span class="p">[(</span><span class="n">instruction</span><span class="o">.</span><span class="n">arg</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">instruction</span><span class="o">.</span><span class="n">arg</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">1</span><span class="p">])]</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">qargs</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="p">(</span><span class="n">x</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">x</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="n">instruction</span><span class="o">.</span><span class="n">arg</span><span class="p">))</span>
                    <span class="n">cargs</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="c1"># Get arguments for classical control (if any)</span>
                <span class="k">if</span> <span class="n">instruction</span><span class="o">.</span><span class="n">control</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
                    <span class="n">control</span> <span class="o">=</span> <span class="kc">None</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">control</span> <span class="o">=</span> <span class="p">(</span><span class="n">instruction</span><span class="o">.</span><span class="n">control</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">instruction</span><span class="o">.</span><span class="n">control</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
                <span class="n">dagcircuit</span><span class="o">.</span><span class="n">apply_operation_back</span><span class="p">(</span><span class="n">instruction</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="p">,</span>
                                                <span class="n">instruction</span><span class="o">.</span><span class="n">param</span><span class="p">,</span>
                                                <span class="n">control</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">dagcircuit</span></div></div>
</pre></div>

          </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
<li id="toc-toggle">
<a class="btn btn-primary" role="button" data-toggle="collapse"
   href=".sphinxsidebar" aria-expanded="false" aria-controls="collapseExample">
  TOC</a> |
</li>

        <li class="nav-item nav-item-0"><a href="../../../index.html">QISKit SDK 0.4.13 documentation</a> &#187;</li>

          <li class="nav-item nav-item-1"><a href="../../index.html" >Module code</a> &#187;</li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &#169; Copyright 2017-2018 IBM Research.
      Last updated on 2018/04/16.
      Created using <a href="http://sphinx-doc.org/">Sphinx</a> 1.6.7.
    </div>
  </body>
</html>