Info: Importing module top
Info: Rule checker, verifying imported design
Info: Checksum: 0xc0089059

Info: constrained 'CLK' to bel 'X12/Y31/io1'
Info: constrained 'RX' to bel 'X13/Y0/io1'
Info: constrained 'TX' to bel 'X15/Y0/io0'
Info: constrained 'BTN_N' to bel 'X16/Y0/io0'
Info: constrained 'LEDR_N' to bel 'X17/Y0/io0'
Info: constrained 'LEDG_N' to bel 'X13/Y31/io0'
Info: constrained 'LED1' to bel 'X18/Y31/io0'
Info: constrained 'LED2' to bel 'X18/Y31/io1'
Info: constrained 'LED3' to bel 'X19/Y31/io1'
Info: constrained 'LED4' to bel 'X19/Y31/io0'
Info: constrained 'LED5' to bel 'X18/Y0/io1'
Info: constrained 'BTN1' to bel 'X19/Y0/io1'
Info: constrained 'BTN2' to bel 'X21/Y0/io1'
Info: constrained 'BTN3' to bel 'X22/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     3813 LCs used as LUT4 only
Info:      516 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      667 LCs used as DFF only
Info: Packing carries..
Info:       22 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 1239)
Info: promoting reset_SB_LUT4_I3_O [reset] (fanout 84)
Info: promoting cpu0.div_go [reset] (fanout 68)
Info: promoting cpu0.r[0]_SB_DFFESR_Q_9_R [reset] (fanout 21)
Info: promoting cpu0.r[10]_SB_DFFESR_Q_9_R [reset] (fanout 21)
Info: promoting cpu0.div0.step_SB_LUT4_I1_O [cen] (fanout 66)
Info: promoting cpu0.alu0.cmp_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_LUT4_I2_O [cen] (fanout 65)
Info: promoting cpu0.div0.step_SB_LUT4_I2_O [cen] (fanout 32)
Info: Constraining chains...
Info:       34 LCs used to legalise carry chains.
Info: Checksum: 0x6825074a

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x43535ce4

Info: Device utilisation:
Info: 	         ICESTORM_LC:  5054/ 5280    95%
Info: 	        ICESTORM_RAM:    26/   30    86%
Info: 	               SB_IO:    14/   96    14%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 14 cells based on constraints.
Info: Creating initial placement for remaining 5096 cells.
Info:   initial placement placed 500/5096 cells
Info:   initial placement placed 1000/5096 cells
Info:   initial placement placed 1500/5096 cells
Info:   initial placement placed 2000/5096 cells
Info:   initial placement placed 2500/5096 cells
Info:   initial placement placed 3000/5096 cells
Info:   initial placement placed 3500/5096 cells
Info:   initial placement placed 4000/5096 cells
Info:   initial placement placed 4500/5096 cells
Info:   initial placement placed 5000/5096 cells
Info:   initial placement placed 5096/5096 cells
Info: Initial placement time 2.31s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 5692, wirelen = 140944
Info:   at iteration #5: temp = 0.062500, timing cost = 6316, wirelen = 141464
Info:   at iteration #10: temp = 0.020503, timing cost = 6554, wirelen = 140236
Info:   at iteration #15: temp = 0.013489, timing cost = 5486, wirelen = 135336
Info:   at iteration #20: temp = 0.010987, timing cost = 6676, wirelen = 133997
Info:   at iteration #25: temp = 0.008949, timing cost = 5516, wirelen = 132431
Info:   at iteration #30: temp = 0.007289, timing cost = 5191, wirelen = 131133
Info:   at iteration #35: temp = 0.005640, timing cost = 5275, wirelen = 131934
Info:   at iteration #40: temp = 0.004364, timing cost = 5914, wirelen = 130851
Info:   at iteration #45: temp = 0.003377, timing cost = 5852, wirelen = 131880
Info:   at iteration #50: temp = 0.002613, timing cost = 5277, wirelen = 131212
Info:   at iteration #55: temp = 0.002022, timing cost = 6131, wirelen = 130421
Info:   at iteration #60: temp = 0.001647, timing cost = 5081, wirelen = 130876
Info:   at iteration #65: temp = 0.001274, timing cost = 6693, wirelen = 130079
Info:   at iteration #70: temp = 0.000986, timing cost = 6053, wirelen = 128976
Info:   at iteration #75: temp = 0.000803, timing cost = 6534, wirelen = 128591
Info:   at iteration #80: temp = 0.000621, timing cost = 7585, wirelen = 129036
Info:   at iteration #85: temp = 0.000506, timing cost = 6976, wirelen = 127089
Info:   at iteration #90: temp = 0.000392, timing cost = 6742, wirelen = 126047
Info:   at iteration #95: temp = 0.000319, timing cost = 6562, wirelen = 124794
Info:   at iteration #100: temp = 0.000260, timing cost = 7352, wirelen = 124389
Info:   at iteration #105: temp = 0.000212, timing cost = 5483, wirelen = 121984
Info:   at iteration #110: temp = 0.000181, timing cost = 5459, wirelen = 118629
Info:   at iteration #115: temp = 0.000148, timing cost = 7480, wirelen = 118260
Info:   at iteration #120: temp = 0.000127, timing cost = 6834, wirelen = 115446
Info:   at iteration #125: temp = 0.000114, timing cost = 7630, wirelen = 112068
Info:   at iteration #130: temp = 0.000098, timing cost = 5874, wirelen = 109545
Info:   at iteration #135: temp = 0.000093, timing cost = 5992, wirelen = 104094
Info:   at iteration #140: temp = 0.000084, timing cost = 6914, wirelen = 99663
Info:   at iteration #145: temp = 0.000080, timing cost = 4691, wirelen = 96234
Info:   at iteration #150: temp = 0.000072, timing cost = 4576, wirelen = 91295
Info:   at iteration #155: temp = 0.000068, timing cost = 6916, wirelen = 87418
Info:   at iteration #160: temp = 0.000065, timing cost = 5603, wirelen = 82049
Info:   at iteration #165: temp = 0.000062, timing cost = 5095, wirelen = 79424
Info:   at iteration #170: temp = 0.000059, timing cost = 5632, wirelen = 76061
Info:   at iteration #175: temp = 0.000056, timing cost = 5431, wirelen = 70863
Info:   at iteration #180: temp = 0.000053, timing cost = 4838, wirelen = 68795
Info:   at iteration #185: temp = 0.000050, timing cost = 5705, wirelen = 65372
Info:   at iteration #190: temp = 0.000048, timing cost = 6317, wirelen = 62499
Info:   at iteration #195: temp = 0.000045, timing cost = 5603, wirelen = 59075
Info: Legalising relative constraints...
Info:     moved 287 cells, 164 unplaced (after legalising chains)
Info:        average distance 1.726781
Info:        maximum distance 6.000000
Info:     moved 470 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 3.083414
Info:        maximum distance 20.000000
Info:   at iteration #200: temp = 0.000043, timing cost = 6188, wirelen = 54526
Info:   at iteration #205: temp = 0.000043, timing cost = 5301, wirelen = 52355
Info:   at iteration #210: temp = 0.000039, timing cost = 4579, wirelen = 50099
Info:   at iteration #215: temp = 0.000039, timing cost = 4398, wirelen = 47591
Info:   at iteration #220: temp = 0.000035, timing cost = 5253, wirelen = 45563
Info:   at iteration #225: temp = 0.000033, timing cost = 5215, wirelen = 43771
Info:   at iteration #230: temp = 0.000030, timing cost = 5167, wirelen = 42305
Info:   at iteration #235: temp = 0.000029, timing cost = 4552, wirelen = 40466
Info:   at iteration #240: temp = 0.000026, timing cost = 4900, wirelen = 38913
Info:   at iteration #245: temp = 0.000023, timing cost = 4457, wirelen = 37849
Info:   at iteration #250: temp = 0.000021, timing cost = 4260, wirelen = 36666
Info:   at iteration #255: temp = 0.000019, timing cost = 4290, wirelen = 35291
Info:   at iteration #260: temp = 0.000016, timing cost = 4137, wirelen = 34484
Info:   at iteration #265: temp = 0.000013, timing cost = 3837, wirelen = 33072
Info:   at iteration #270: temp = 0.000008, timing cost = 3890, wirelen = 31979
Info:   at iteration #275: temp = 0.000004, timing cost = 3877, wirelen = 31272
Info:   at iteration #280: temp = 0.000002, timing cost = 3833, wirelen = 30969
Info:   at iteration #285: temp = 0.000001, timing cost = 3840, wirelen = 30879
Info:   at iteration #290: temp = 0.000000, timing cost = 3827, wirelen = 30852
Info:   at iteration #295: temp = 0.000000, timing cost = 3826, wirelen = 30832
Info:   at iteration #300: temp = 0.000000, timing cost = 3825, wirelen = 30832
Info:   at iteration #305: temp = 0.000000, timing cost = 3826, wirelen = 30822
Info:   at iteration #310: temp = 0.000000, timing cost = 3824, wirelen = 30814
Info:   at iteration #315: temp = 0.000000, timing cost = 3828, wirelen = 30810
Info:   at iteration #316: temp = 0.000000, timing cost = 3828, wirelen = 30810 
Info: SA placement time 99.32s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 12.99 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 53.13 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 19.65 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 44.54 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 11.63 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [  6348,  10040) |***+
Info: [ 10040,  13732) |***********+
Info: [ 13732,  17424) |*******************+
Info: [ 17424,  21116) |**********+
Info: [ 21116,  24808) |***+
Info: [ 24808,  28500) |*********************************************+
Info: [ 28500,  32192) |****************************+
Info: [ 32192,  35884) |******************************+
Info: [ 35884,  39576) |*****************************+
Info: [ 39576,  43268) |************+
Info: [ 43268,  46960) |****+
Info: [ 46960,  50652) |*****+
Info: [ 50652,  54344) |************+
Info: [ 54344,  58036) |******************+
Info: [ 58036,  61728) |********************+
Info: [ 61728,  65420) |******************************+
Info: [ 65420,  69112) |******************************+
Info: [ 69112,  72804) |******************************************************+
Info: [ 72804,  76496) |*****************************************+
Info: [ 76496,  80188) |************************************************************ 
Info: Checksum: 0x9c118a23

Info: Routing..
Info: Setting up routing queue.
Info: Routing 17910 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |       15        984 |   15   984 |     16927
Info:       2000 |       37       1962 |   22   978 |     15953
Info:       3000 |       88       2911 |   51   949 |     15018
Info:       4000 |      194       3805 |  106   894 |     14159
Info:       5000 |      351       4648 |  157   843 |     13364
Info:       6000 |      528       5471 |  177   823 |     12621
Info:       7000 |      829       6170 |  301   699 |     12083
Info:       8000 |     1103       6896 |  274   726 |     11499
Info:       9000 |     1500       7499 |  397   603 |     11158
Info:      10000 |     1888       8111 |  388   612 |     10874
Info:      11000 |     2322       8677 |  434   566 |     10644
Info:      12000 |     2677       9322 |  355   645 |     10237
Info:      13000 |     2966      10033 |  289   711 |      9740
Info:      14000 |     3469      10530 |  503   497 |      9549
Info:      15000 |     3978      11021 |  509   491 |      9346
Info:      16000 |     4189      11810 |  211   789 |      8780
Info:      17000 |     4635      12364 |  446   554 |      8698
Info:      18000 |     5111      12888 |  476   524 |      8543
Info:      19000 |     5602      13397 |  491   509 |      8405
Info:      20000 |     6119      13880 |  517   483 |      8289
Info:      21000 |     6647      14352 |  528   472 |      8155
Info:      22000 |     7150      14849 |  503   497 |      8023
Info:      23000 |     7661      15338 |  511   489 |      7896
Info:      24000 |     8194      15805 |  533   467 |      7853
Info:      25000 |     8688      16311 |  494   506 |      7635
Info:      26000 |     9258      16741 |  570   430 |      7511
Info:      27000 |     9801      17198 |  543   457 |      7410
Info:      28000 |    10346      17653 |  545   455 |      7235
Info:      29000 |    10857      18142 |  511   489 |      7101
Info:      30000 |    11325      18674 |  468   532 |      6931
Info:      31000 |    11904      19095 |  579   421 |      6834
Info:      32000 |    12415      19584 |  511   489 |      6661
Info:      33000 |    12970      20029 |  555   445 |      6594
Info:      34000 |    13537      20462 |  567   433 |      6527
Info:      35000 |    14094      20905 |  557   443 |      6412
Info:      36000 |    14547      21452 |  453   547 |      6196
Info:      37000 |    15058      21941 |  511   489 |      6035
Info:      38000 |    15566      22433 |  508   492 |      5862
Info:      39000 |    16100      22899 |  534   466 |      5807
Info:      40000 |    16620      23379 |  520   480 |      5644
Info:      41000 |    17175      23824 |  555   445 |      5533
Info:      42000 |    17715      24284 |  540   460 |      5429
Info:      43000 |    18271      24728 |  556   444 |      5256
Info:      44000 |    18753      25246 |  482   518 |      5129
Info:      45000 |    19305      25694 |  552   448 |      4998
Info:      46000 |    19830      26169 |  525   475 |      4911
Info:      47000 |    20390      26609 |  560   440 |      4780
Info:      48000 |    20898      27101 |  508   492 |      4580
Info:      49000 |    21485      27514 |  587   413 |      4462
Info:      50000 |    22039      27960 |  554   446 |      4365
Info:      51000 |    22565      28434 |  526   474 |      4275
Info:      52000 |    23146      28853 |  581   419 |      4135
Info:      53000 |    23755      29244 |  609   391 |      4100
Info:      54000 |    24360      29639 |  605   395 |      4055
Info:      55000 |    24932      30067 |  572   428 |      3987
Info:      56000 |    25436      30563 |  504   496 |      3823
Info:      57000 |    26019      30980 |  583   417 |      3740
Info:      58000 |    26667      31332 |  648   352 |      3747
Info:      59000 |    27241      31758 |  574   426 |      3672
Info:      60000 |    27867      32132 |  626   374 |      3635
Info:      61000 |    28469      32530 |  602   398 |      3632
Info:      62000 |    29078      32921 |  609   391 |      3598
Info:      63000 |    29718      33281 |  640   360 |      3559
Info:      64000 |    30350      33649 |  632   368 |      3496
Info:      65000 |    30980      34019 |  630   370 |      3489
Info:      66000 |    31593      34406 |  613   387 |      3447
Info:      67000 |    32197      34802 |  604   396 |      3354
Info:      68000 |    32786      35213 |  589   411 |      3322
Info:      69000 |    33420      35579 |  634   366 |      3273
Info:      70000 |    34069      35930 |  649   351 |      3206
Info:      71000 |    34647      36352 |  578   422 |      3160
Info:      72000 |    35235      36764 |  588   412 |      3114
Info:      73000 |    35860      37139 |  625   375 |      3082
Info:      74000 |    36474      37525 |  614   386 |      3047
Info:      75000 |    37083      37916 |  609   391 |      2980
Info:      76000 |    37587      38412 |  504   496 |      2800
Info:      77000 |    38158      38841 |  571   429 |      2738
Info:      78000 |    38812      39187 |  654   346 |      2718
Info:      79000 |    39466      39533 |  654   346 |      2703
Info:      80000 |    40032      39967 |  566   434 |      2626
Info:      81000 |    40704      40295 |  672   328 |      2631
Info:      82000 |    41303      40696 |  599   401 |      2568
Info:      83000 |    41850      41149 |  547   453 |      2529
Info:      84000 |    42428      41571 |  578   422 |      2492
Info:      85000 |    43043      41956 |  615   385 |      2497
Info:      86000 |    43594      42405 |  551   449 |      2430
Info:      87000 |    44171      42828 |  577   423 |      2446
Info:      88000 |    44683      43316 |  512   488 |      2398
Info:      89000 |    45268      43731 |  585   415 |      2384
Info:      90000 |    45880      44119 |  612   388 |      2437
Info:      91000 |    46463      44536 |  583   417 |      2340
Info:      92000 |    47091      44908 |  628   372 |      2325
Info:      93000 |    47709      45290 |  618   382 |      2299
Info:      94000 |    48311      45688 |  602   398 |      2256
Info:      95000 |    48901      46098 |  590   410 |      2220
Info:      96000 |    49532      46467 |  631   369 |      2217
Info:      97000 |    50131      46868 |  599   401 |      2204
Info:      98000 |    50757      47242 |  626   374 |      2167
Info:      99000 |    51362      47637 |  605   395 |      2124
Info:     100000 |    51991      48008 |  629   371 |      2086
Info:     101000 |    52604      48395 |  613   387 |      2058
Info:     102000 |    53199      48800 |  595   405 |      2063
Info:     103000 |    53757      49242 |  558   442 |      1983
Info:     104000 |    54373      49626 |  616   384 |      1965
Info:     105000 |    54996      50003 |  623   377 |      1962
Info:     106000 |    55569      50430 |  573   427 |      1939
Info:     107000 |    56175      50824 |  606   394 |      1901
Info:     108000 |    56797      51202 |  622   378 |      1937
Info:     109000 |    57323      51676 |  526   474 |      1805
Info:     110000 |    57830      52169 |  507   493 |      1658
Info:     111000 |    58368      52631 |  538   462 |      1595
Info:     112000 |    59008      52991 |  640   360 |      1559
Info:     113000 |    59563      53436 |  555   445 |      1527
Info:     114000 |    60120      53879 |  557   443 |      1512
Info:     115000 |    60772      54227 |  652   348 |      1544
Info:     116000 |    61452      54547 |  680   320 |      1536
Info:     117000 |    62027      54972 |  575   425 |      1504
Info:     118000 |    62500      55499 |  473   527 |      1478
Info:     119000 |    63048      55951 |  548   452 |      1461
Info:     120000 |    63681      56318 |  633   367 |      1454
Info:     121000 |    64344      56655 |  663   337 |      1430
Info:     122000 |    64845      57154 |  501   499 |      1418
Info:     123000 |    65510      57489 |  665   335 |      1423
Info:     124000 |    66126      57873 |  616   384 |      1391
Info:     125000 |    66724      58275 |  598   402 |      1378
Info:     126000 |    67332      58667 |  608   392 |      1372
Info:     127000 |    67865      59134 |  533   467 |      1385
Info:     128000 |    68467      59532 |  602   398 |      1371
Info:     129000 |    69049      59950 |  582   418 |      1516
Info:     130000 |    69632      60367 |  583   417 |      1417
Info:     131000 |    70235      60764 |  603   397 |      1449
Info:     132000 |    70881      61118 |  646   354 |      1464
Info:     133000 |    71421      61578 |  540   460 |      1442
Info:     134000 |    72033      61966 |  612   388 |      1365
Info:     135000 |    72604      62395 |  571   429 |      1319
Info:     136000 |    73222      62777 |  618   382 |      1304
Info:     137000 |    73826      63173 |  604   396 |      1320
Info:     138000 |    74418      63581 |  592   408 |      1290
Info:     139000 |    74978      64021 |  560   440 |      1257
Info:     140000 |    75550      64449 |  572   428 |      1240
Info:     141000 |    76128      64871 |  578   422 |      1202
Info:     142000 |    76720      65279 |  592   408 |      1155
Info:     143000 |    77303      65696 |  583   417 |      1033
Info:     144000 |    77900      66099 |  597   403 |       916
Info:     145000 |    78392      66607 |  492   508 |       674
Info:     146000 |    78799      67200 |  407   593 |       383
Info:     147000 |    79304      67695 |  505   495 |       252
Info:     148000 |    79835      68164 |  531   469 |       120
Info:     148427 |    80066      68361 |  231   197 |         0
Info: Routing complete.
Info: Route time 100.12s
Info: Checksum: 0x5be6b552

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_4_DFFLC.O
Info:  3.1  4.4    Net cpu0.R1[1] budget -6.714000 ns (14,7) -> (13,3)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2  5.7  Source cpu0.alu0.b_not_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.4  9.0    Net cpu0.alu0.b_not_SB_LUT4_O_27_I2_SB_LUT4_O_I2 budget -3.067000 ns (13,3) -> (7,3)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 10.3  Source cpu0.alu0.b_not_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.3 12.6    Net cpu0.alu0.b_not_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 budget -3.673000 ns (7,3) -> (5,3)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 13.9  Source cpu0.alu0.b_not_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.1 16.9    Net cpu0.alu0.b_not_SB_LUT4_O_19_I0_SB_LUT4_O_I1 budget -4.098000 ns (5,3) -> (5,7)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_19_I0_SB_LUT4_O_LC.I1
Info:  1.2 18.1  Source cpu0.alu0.b_not_SB_LUT4_O_19_I0_SB_LUT4_O_LC.O
Info:  1.8 19.9    Net cpu0.alu0.b_not_SB_LUT4_O_19_I0 budget -2.957000 ns (5,7) -> (5,7)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_19_LC.I0
Info:  1.3 21.2  Source cpu0.alu0.b_not_SB_LUT4_O_19_LC.O
Info:  5.5 26.6    Net cpu0.alu0.b_not[4] budget -1.763000 ns (5,7) -> (8,21)
Info:                Sink cpu0.alu0.a_SB_LUT4_O_27_LC.I3
Info:  0.9 27.5  Source cpu0.alu0.a_SB_LUT4_O_27_LC.O
Info:  1.8 29.3    Net cpu0.alu_a[4] budget -0.808000 ns (8,21) -> (9,22)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_5_LC.I1
Info:  0.7 30.0  Source cpu0.alu0.sub_SB_LUT4_O_5_LC.COUT
Info:  0.0 30.0    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[5] budget 0.000000 ns (9,22) -> (9,22)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_4_LC.CIN
Info:  0.3 30.2  Source cpu0.alu0.sub_SB_LUT4_O_4_LC.COUT
Info:  0.0 30.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[6] budget 0.000000 ns (9,22) -> (9,22)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_3_LC.CIN
Info:  0.3 30.5  Source cpu0.alu0.sub_SB_LUT4_O_3_LC.COUT
Info:  0.0 30.5    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (9,22) -> (9,22)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_2_LC.CIN
Info:  0.3 30.8  Source cpu0.alu0.sub_SB_LUT4_O_2_LC.COUT
Info:  0.6 31.3    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (9,22) -> (9,23)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_1_LC.CIN
Info:  0.3 31.6  Source cpu0.alu0.sub_SB_LUT4_O_1_LC.COUT
Info:  0.0 31.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (9,23) -> (9,23)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_LC.CIN
Info:  0.3 31.9  Source cpu0.alu0.sub_SB_LUT4_O_LC.COUT
Info:  0.0 31.9    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[10] budget 0.000000 ns (9,23) -> (9,23)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_29_LC.CIN
Info:  0.3 32.2  Source cpu0.alu0.sub_SB_LUT4_O_29_LC.COUT
Info:  0.0 32.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[11] budget 0.000000 ns (9,23) -> (9,23)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_28_LC.CIN
Info:  0.3 32.5  Source cpu0.alu0.sub_SB_LUT4_O_28_LC.COUT
Info:  0.0 32.5    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[12] budget 0.000000 ns (9,23) -> (9,23)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_27_LC.CIN
Info:  0.3 32.7  Source cpu0.alu0.sub_SB_LUT4_O_27_LC.COUT
Info:  0.0 32.7    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[13] budget 0.000000 ns (9,23) -> (9,23)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_26_LC.CIN
Info:  0.3 33.0  Source cpu0.alu0.sub_SB_LUT4_O_26_LC.COUT
Info:  0.0 33.0    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[14] budget 0.000000 ns (9,23) -> (9,23)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_25_LC.CIN
Info:  0.3 33.3  Source cpu0.alu0.sub_SB_LUT4_O_25_LC.COUT
Info:  0.0 33.3    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[15] budget 0.000000 ns (9,23) -> (9,23)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_24_LC.CIN
Info:  0.3 33.6  Source cpu0.alu0.sub_SB_LUT4_O_24_LC.COUT
Info:  0.6 34.1    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[16] budget 0.560000 ns (9,23) -> (9,24)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_23_LC.CIN
Info:  0.3 34.4  Source cpu0.alu0.sub_SB_LUT4_O_23_LC.COUT
Info:  0.0 34.4    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (9,24) -> (9,24)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_22_LC.CIN
Info:  0.3 34.7  Source cpu0.alu0.sub_SB_LUT4_O_22_LC.COUT
Info:  0.0 34.7    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (9,24) -> (9,24)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_21_LC.CIN
Info:  0.3 35.0  Source cpu0.alu0.sub_SB_LUT4_O_21_LC.COUT
Info:  0.0 35.0    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (9,24) -> (9,24)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_20_LC.CIN
Info:  0.3 35.2  Source cpu0.alu0.sub_SB_LUT4_O_20_LC.COUT
Info:  0.0 35.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (9,24) -> (9,24)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_18_LC.CIN
Info:  0.3 35.5  Source cpu0.alu0.sub_SB_LUT4_O_18_LC.COUT
Info:  0.0 35.5    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (9,24) -> (9,24)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_17_LC.CIN
Info:  0.3 35.8  Source cpu0.alu0.sub_SB_LUT4_O_17_LC.COUT
Info:  0.0 35.8    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (9,24) -> (9,24)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_16_LC.CIN
Info:  0.3 36.1  Source cpu0.alu0.sub_SB_LUT4_O_16_LC.COUT
Info:  0.0 36.1    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (9,24) -> (9,24)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_15_LC.CIN
Info:  0.3 36.4  Source cpu0.alu0.sub_SB_LUT4_O_15_LC.COUT
Info:  0.6 36.9    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (9,24) -> (9,25)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_14_LC.CIN
Info:  0.3 37.2  Source cpu0.alu0.sub_SB_LUT4_O_14_LC.COUT
Info:  0.0 37.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (9,25) -> (9,25)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_13_LC.CIN
Info:  0.3 37.5  Source cpu0.alu0.sub_SB_LUT4_O_13_LC.COUT
Info:  0.0 37.5    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (9,25) -> (9,25)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_12_LC.CIN
Info:  0.3 37.7  Source cpu0.alu0.sub_SB_LUT4_O_12_LC.COUT
Info:  0.0 37.7    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (9,25) -> (9,25)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_11_LC.CIN
Info:  0.3 38.0  Source cpu0.alu0.sub_SB_LUT4_O_11_LC.COUT
Info:  0.0 38.0    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (9,25) -> (9,25)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_10_LC.CIN
Info:  0.3 38.3  Source cpu0.alu0.sub_SB_LUT4_O_10_LC.COUT
Info:  0.0 38.3    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (9,25) -> (9,25)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_9_LC.CIN
Info:  0.3 38.6  Source cpu0.alu0.sub_SB_LUT4_O_9_LC.COUT
Info:  0.0 38.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (9,25) -> (9,25)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_7_LC.CIN
Info:  0.3 38.9  Source cpu0.alu0.sub_SB_LUT4_O_7_LC.COUT
Info:  0.7 39.5    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[31] budget 0.660000 ns (9,25) -> (9,25)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_O_LC.I3
Info:  0.9 40.4  Source cpu0.alu0.cmp_SB_LUT4_O_LC.O
Info:  1.8 42.2    Net cpu0.alu0.cmp[10] budget -0.677000 ns (9,25) -> (10,24)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I2_LC.I2
Info:  1.2 43.4  Source cpu0.alu0.cmp_SB_LUT4_I2_LC.O
Info:  3.0 46.3    Net cpu0.alu0.cmp_SB_LUT4_I2_O budget -0.640000 ns (10,24) -> (9,21)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 47.5  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 49.3    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 budget -0.493000 ns (9,21) -> (8,21)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 50.5  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 52.3    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.385000 ns (8,21) -> (7,20)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 53.6  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 55.3    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.385000 ns (7,20) -> (7,19)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 56.6  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.0 59.6    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -0.943000 ns (7,19) -> (7,18)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 60.9  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  4.2 65.1    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 budget -1.005000 ns (7,18) -> (3,10)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 66.0  Source cpu0.r[15]_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 67.8    Net cpu0.r[15]_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -0.874000 ns (3,10) -> (3,10)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 68.7  Source cpu0.r[15]_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 70.4    Net cpu0.r[15]_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.971000 ns (3,10) -> (3,9)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 71.3  Source cpu0.r[15]_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.5 74.8    Net cpu0.r[15]_SB_DFFE_Q_24_D_SB_LUT4_O_I2 budget -0.867000 ns (3,9) -> (4,5)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I1_LC.I1
Info:  1.2 76.0  Source cpu0.r[15]_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I1_LC.O
Info:  4.1 80.2    Net cpu0.r[15]_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I1_O budget -0.353000 ns (4,5) -> (11,3)
Info:                Sink cpu0.r[1]_SB_DFFESR_Q_24_DFFLC.I0
Info:  1.2 81.4  Setup cpu0.r[1]_SB_DFFESR_Q_24_DFFLC.I0
Info: 29.9 ns logic, 51.5 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source cpu0.alu0.mult_al_bl_SB_MAC16_O_DSP.O_16
Info:  4.6  4.7    Net cpu0.alu0.mult_al_bl[16] budget 0.000000 ns (0,15) -> (14,14)
Info:                Sink cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.I1
Info:  0.7  5.4  Source cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.COUT
Info:  0.0  5.4    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.6  Source cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.6    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.9  Source cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.9    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.2  Source cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.5  Source cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.7  Source cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.7    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.0  Source cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.0    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.3  Source cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  7.9    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8] budget 0.560000 ns (14,14) -> (14,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.1  Source cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.1    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.4  Source cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.4    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.7  Source cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.7    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  9.0  Source cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  9.0    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  9.2  Source cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  9.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  9.5  Source cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  9.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  9.8  Source cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  9.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 10.1  Source cpu0.alu0.mult64_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 10.6    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16] budget 0.560000 ns (14,15) -> (14,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.9  Source cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.9    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.2  Source cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 11.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.5  Source cpu0.alu0.mult64_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 11.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.8  Source cpu0.alu0.mult64_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 11.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 12.0  Source cpu0.alu0.mult64_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 12.0    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 12.3  Source cpu0.alu0.mult64_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 12.3    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 12.6  Source cpu0.alu0.mult64_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 12.6    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 12.9  Source cpu0.alu0.mult64_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 14.1    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24] budget 1.220000 ns (14,16) -> (14,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 15.0  Source cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1 18.0    Net cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2 budget 1.079000 ns (14,17) -> (13,22)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_LC.I2
Info:  1.2 19.2  Source cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_LC.O
Info:  4.2 23.4    Net cpu0.alu0.mult64_SB_LUT4_O_21_I2 budget 1.297000 ns (13,22) -> (13,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_LC.I2
Info:  0.6 24.0  Source cpu0.alu0.mult64_SB_LUT4_O_21_LC.COUT
Info:  0.0 24.0    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[42] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_20_LC.CIN
Info:  0.3 24.3  Source cpu0.alu0.mult64_SB_LUT4_O_20_LC.COUT
Info:  0.0 24.3    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[43] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_19_LC.CIN
Info:  0.3 24.6  Source cpu0.alu0.mult64_SB_LUT4_O_19_LC.COUT
Info:  0.0 24.6    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[44] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_18_LC.CIN
Info:  0.3 24.9  Source cpu0.alu0.mult64_SB_LUT4_O_18_LC.COUT
Info:  0.0 24.9    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[45] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO_SB_CARRY_CO_13_I0_SB_LUT4_I1_LC.CIN
Info:  0.3 25.2  Source cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO_SB_CARRY_CO_13_I0_SB_LUT4_I1_LC.COUT
Info:  0.0 25.2    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[46] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_17_LC.CIN
Info:  0.3 25.4  Source cpu0.alu0.mult64_SB_LUT4_O_17_LC.COUT
Info:  0.0 25.4    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[47] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_16_LC.CIN
Info:  0.3 25.7  Source cpu0.alu0.mult64_SB_LUT4_O_16_LC.COUT
Info:  0.0 25.7    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[48] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_15_LC.CIN
Info:  0.3 26.0  Source cpu0.alu0.mult64_SB_LUT4_O_15_LC.COUT
Info:  0.6 26.5    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[49] budget 0.560000 ns (13,18) -> (13,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_14_LC.CIN
Info:  0.3 26.8  Source cpu0.alu0.mult64_SB_LUT4_O_14_LC.COUT
Info:  0.0 26.8    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[50] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_13_LC.CIN
Info:  0.3 27.1  Source cpu0.alu0.mult64_SB_LUT4_O_13_LC.COUT
Info:  0.0 27.1    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[51] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_12_LC.CIN
Info:  0.3 27.4  Source cpu0.alu0.mult64_SB_LUT4_O_12_LC.COUT
Info:  0.0 27.4    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[52] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_11_LC.CIN
Info:  0.3 27.7  Source cpu0.alu0.mult64_SB_LUT4_O_11_LC.COUT
Info:  0.0 27.7    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[53] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_10_LC.CIN
Info:  0.3 27.9  Source cpu0.alu0.mult64_SB_LUT4_O_10_LC.COUT
Info:  0.0 27.9    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[54] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_LC.CIN
Info:  0.3 28.2  Source cpu0.alu0.mult64_SB_LUT4_O_9_LC.COUT
Info:  0.0 28.2    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[55] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_8_LC.CIN
Info:  0.3 28.5  Source cpu0.alu0.mult64_SB_LUT4_O_8_LC.COUT
Info:  0.0 28.5    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[56] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_7_LC.CIN
Info:  0.3 28.8  Source cpu0.alu0.mult64_SB_LUT4_O_7_LC.COUT
Info:  0.6 29.3    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[57] budget 0.560000 ns (13,19) -> (13,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_6_LC.CIN
Info:  0.3 29.6  Source cpu0.alu0.mult64_SB_LUT4_O_6_LC.COUT
Info:  0.0 29.6    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[58] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_5_LC.CIN
Info:  0.3 29.9  Source cpu0.alu0.mult64_SB_LUT4_O_5_LC.COUT
Info:  0.7 30.5    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[59] budget 0.660000 ns (13,20) -> (13,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_4_LC.I3
Info:  0.9 31.4  Source cpu0.alu0.mult64_SB_LUT4_O_4_LC.O
Info:  3.0 34.4    Net cpu0.alu0.mult64[59] budget 2.537000 ns (13,20) -> (14,24)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 35.7  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.0 38.7    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 budget -1.586000 ns (14,24) -> (14,24)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 39.9  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  4.2 44.1    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.091000 ns (14,24) -> (18,22)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_LC.I3
Info:  0.9 45.0  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_LC.O
Info:  3.0 47.9    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O budget 0.226000 ns (18,22) -> (21,20)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:  0.9 48.8  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  4.1 52.9    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O budget 0.032000 ns (21,20) -> (23,15)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I2_LC.I3
Info:  0.9 53.8  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  4.2 58.1    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I2_O budget -0.639000 ns (23,15) -> (23,7)
Info:                Sink cpu0.r[2]_SB_DFFESR_Q_4_DFFLC.I0
Info:  1.2 59.3  Setup cpu0.r[2]_SB_DFFESR_Q_4_DFFLC.I0
Info: 21.8 ns logic, 37.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RX$sb_io.D_IN_0
Info:  7.6  7.6    Net RX$SB_IO_IN budget 16.299000 ns (13,0) -> (22,30)
Info:                Sink RX_SB_LUT4_I2_LC.I2
Info:  1.2  8.8  Source RX_SB_LUT4_I2_LC.O
Info:  2.4 11.2    Net uart0.rx_clk_SB_DFF_Q_2_D_SB_LUT4_O_I2 budget 7.174000 ns (22,30) -> (23,28)
Info:                Sink LEDR_N_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_LC.I2
Info:  1.2 12.4  Source LEDR_N_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  2.4 14.8    Net uart0.rx_clk_SB_DFF_Q_D_SB_LUT4_O_I2 budget 10.136000 ns (23,28) -> (22,30)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 16.1  Source uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 17.9    Net uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I2 budget 9.849000 ns (22,30) -> (22,30)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_LC.I2
Info:  1.2 19.0  Setup uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_LC.I2
Info: 4.8 ns logic, 14.2 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_2_DFFLC.O
Info:  4.1  5.5    Net cpu0.R0[0] budget -4.180000 ns (17,6) -> (8,8)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3  6.8  Source cpu0.alu0.b_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  2.4  9.2    Net cpu0.alu0.b_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -4.505000 ns (8,8) -> (8,7)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 10.5  Source cpu0.alu0.b_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 12.3    Net cpu0.alu0.b_SB_LUT4_O_29_I1_SB_LUT4_O_I1 budget -4.873000 ns (8,7) -> (8,7)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_29_I1_SB_LUT4_O_LC.I1
Info:  1.2 13.5  Source cpu0.alu0.b_SB_LUT4_O_29_I1_SB_LUT4_O_LC.O
Info:  2.4 15.9    Net cpu0.alu0.b_SB_LUT4_O_29_I1 budget -4.440000 ns (8,7) -> (8,7)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_29_LC.I1
Info:  1.2 17.1  Source cpu0.alu0.b_SB_LUT4_O_29_LC.O
Info:  5.0 22.1    Net cpu0.alu_b[2] budget -2.217000 ns (8,7) -> (8,23)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_8_I2_SB_LUT4_O_LC.I3
Info:  0.9 23.0  Source cpu0.alu0.sub_SB_LUT4_O_8_I2_SB_LUT4_O_LC.O
Info:  3.0 26.0    Net cpu0.alu0.sub_SB_LUT4_O_8_I2 budget 2.802000 ns (8,23) -> (9,27)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_2_LC.I2
Info:  0.6 26.6  Source cpu0.alu0.invertshift_SB_LUT4_O_2_LC.COUT
Info:  0.7 27.2    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[3] budget 0.660000 ns (9,27) -> (9,27)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_1_LC.I3
Info:  0.9 28.1  Source cpu0.alu0.invertshift_SB_LUT4_O_1_LC.O
Info:  2.3 30.4    Net cpu0.alu0.invertshift[3] budget 2.719000 ns (9,27) -> (11,27)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.I3
Info:  0.9 31.3  Source cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.O
Info:  3.4 34.7    Net cpu0.alu0.invertshift_SB_LUT4_I3_4_O budget 4.200000 ns (11,27) -> (20,27)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_8_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 35.9  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_8_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  4.6 40.5    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_8_SB_LUT4_O_I2 budget 4.031000 ns (20,27) -> (5,25)
Info:                Sink cpu0.alu0.mult_al_bl_SB_MAC16_O_B_8_SB_LUT4_O_LC.I1
Info:  1.2 41.7  Source cpu0.alu0.mult_al_bl_SB_MAC16_O_B_8_SB_LUT4_O_LC.O
Info:  4.8 46.5    Net cpu0.alu0.mult_al_bl_SB_MAC16_O_B_8 budget 4.188000 ns (5,25) -> (0,15)
Info:                Sink cpu0.alu0.mult_al_bl_SB_MAC16_O_DSP.B_7
Info:  0.1 46.6  Setup cpu0.alu0.mult_al_bl_SB_MAC16_O_DSP.B_7
Info: 12.2 ns logic, 34.4 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source TX_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8  3.2    Net TX_SB_LUT4_O_I3 budget 37.415001 ns (2,28) -> (3,28)
Info:                Sink TX_SB_LUT4_O_LC.I3
Info:  0.9  4.0  Source TX_SB_LUT4_O_LC.O
Info:  6.7 10.7    Net TX$SB_IO_OUT budget 38.119999 ns (3,28) -> (15,0)
Info:                Sink TX$sb_io.D_OUT_0
Info: 2.3 ns logic, 8.4 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 12.29 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 59.30 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 19.02 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 46.62 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 10.71 ns

Info: Slack histogram:
Info:  legend: * represents 13 endpoint(s)
Info:          + represents [1,13) endpoint(s)
Info: [  1941,   5854) |**+
Info: [  5854,   9767) |*******+
Info: [  9767,  13680) |*****************+
Info: [ 13680,  17593) |*********+
Info: [ 17593,  21506) |*+
Info: [ 21506,  25419) |*****************************************+
Info: [ 25419,  29332) |***************************+
Info: [ 29332,  33245) |************************+
Info: [ 33245,  37158) |***************************+
Info: [ 37158,  41071) |**********+
Info: [ 41071,  44984) |***+
Info: [ 44984,  48897) |*****+
Info: [ 48897,  52810) |******+
Info: [ 52810,  56723) |*******************+
Info: [ 56723,  60636) |**************+
Info: [ 60636,  64549) |*******************+
Info: [ 64549,  68462) |***********************+
Info: [ 68462,  72375) |************************************************************ 
Info: [ 72375,  76288) |****************************************+
Info: [ 76288,  80201) |****************************************************+
