# PrioritySV - Advanced 4-Way Round Robin Arbiter

## ðŸš€ Overview
This project implements an advanced 4-way round-robin arbiter using **SystemVerilog**, designed for fair resource allocation among four input requesters. It gives priority based on a rotating policy and handles simultaneous requests in a non-starving manner.

## ðŸ“Œ Features
- 4 input request signals
- Round-robin arbitration with rotating priority
- Generates `grant` signal per requester
- Avoids starvation and ensures fairness

## ðŸ§  Concepts Used
- FSM design
- Priority logic
- SystemVerilog modules and always blocks
- Testbench development and simulation

## ðŸ”§ Tools Used
- **VS Code** for code editing  
- **ModelSim** for simulation and waveform viewing  
- **GitHub** for version control and collaboration

## ðŸ“œ Files
- `arbiter.sv` â€“ Main RTL code for the arbiter
- `arbiter_tb.sv` â€“ Testbench with various test cases
- `wave.do`  â€“ Waveform script for ModelSim

