Added

* Add simulation read/write functions for register values as ``integer`` and ``reg_t``
  to :class:`.VhdlSimulationReadWritePackageGenerator`.
* Add simulation check functions for register values as ``integer``, ``reg_t`` and native VHDL
  record to :class:`.VhdlSimulationCheckPackageGenerator`.
