--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.500 ns
From           : UART_RX4
To             : UART_RX:instRX4|sync[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 26.600 ns
From           : UARTTXBIG:instTX5|dirTX
To             : UART_dTX5
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.000 ns
From           : UART_RX3
To             : UART_RX:instRX3|sync[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 57.47 MHz ( period = 17.400 ns )
From           : OrbPacker:instPACKER|WE1
To             : ramM16:instRamM16_2|altdpram:altdpram_component|q[6]~reg_wa3
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 63.69 MHz ( period = 15.700 ns )
From           : UARTTXBIG:instTX2|delay[1]
To             : UARTTXBIG:instTX2|dirTX
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : UARTTXBIG:instTX1|dirTX
To             : UARTTXBIG:instTX1|dirTX
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 108

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 108

--------------------------------------------------------------------------------------

