Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 25 23:51:18 2018
| Host         : Jay running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   595 |
| Unused register locations in slices containing registers |  1188 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           10 |
|      4 |           13 |
|      6 |            8 |
|      8 |           69 |
|     10 |           40 |
|     12 |           40 |
|     14 |           22 |
|    16+ |          393 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3810 |          685 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2404 |          509 |
| Yes          | No                    | No                     |           17438 |         2363 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            9400 |         1222 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                         Enable Signal                                                                                         |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                       |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift         |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift           |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift         |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift         |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                          |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                           |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                 |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                               |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                             |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                               |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                           |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                              |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                          |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                             |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                    |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                  |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/grp_maxpool_2_fu_390_output_r_we0                                                                                                                | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/w_reg_1140                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                      | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_NS_fsm1                                                                                                                                          | design_1_i/conv1_0/inst/grp_relu_2_fu_433/j_reg_69                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_state4                                                                                                                                    |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/i_reg_1390                                                                                                                                       |                                                                                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/ap_NS_fsm10_out                                                                                                                                  | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/h_reg_103                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_state3                                                                                                                                    |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_state6                                                                                                                                    | design_1_i/conv1_0/inst/grp_relu_2_fu_433/k_reg_800                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_378/ap_CS_fsm_state15                                                                                                                                     |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_17                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_378/ap_CS_fsm_state8                                                                                                                                      |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_378/Q[2]                                                                                                                                                  | design_1_i/conv1_0/inst/grp_fc_6_fu_378/n_reg_129                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/ap_CS_fsm_state3                                                                                                                                 |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__2_n_17                                                                                                       | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/exitcond_flatten_reg_7830                                                                                                                    | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/h_mid_reg_791                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/ap_CS_fsm_state3                                                                                                                             | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/w_mid2_reg_812                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                      | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_17                                                                                                           | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                              | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                      |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                        |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_17                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                      | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                          |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/ap_CS_fsm_state25                                                                                                                                                     |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                      | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/ap_CS_fsm_state27                                                                                                                                                     | design_1_i/conv1_0/inst/grp_fc_6_fu_378/SR[0]                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                              | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/output6_oc_U/conv1_output6_oc_ram_U/E[0]                                                                                                                              |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                      |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                        |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                      | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_output_fu_472/ap_NS_fsm1                                                                                                                                    | design_1_i/conv1_0/inst/grp_store_output_fu_472/i_reg_79                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_output_fu_472/grp_store_output_fu_472_output_oc_ce0                                                                                                         |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/ap_CS_fsm_state4                                                                                                                                 |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                     |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                          |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_CS_fsm_state6                                                                                                                                    | design_1_i/conv1_0/inst/grp_relu_3_fu_423/k_reg_820                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                   | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                            |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                      | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_CS_fsm_state4                                                                                                                                    |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                        |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                          |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                              | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                               | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_NS_fsm1                                                                                                                                          | design_1_i/conv1_0/inst/grp_relu_3_fu_423/j_reg_71                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_CS_fsm_state3                                                                                                                                    |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                      |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                        |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                             | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                   | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/fifo_wreq/align_len_reg[2][0]                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/ap_NS_fsm16_out                                                                                                                            | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/i_reg_97                                                                                                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/ap_CS_fsm_state9                                                                                                                               |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                   |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                   | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                 |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                   |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/ap_CS_fsm_state16                                                                                                                            | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/ci_reg_1730                                                                                                      |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/h_mid_reg_17220                                                                                                                               |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/ap_CS_fsm_state5                                                                                                                             |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg    |                                                                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__4_n_17                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/h_reg_6030                                                                                                                                    | design_1_i/conv1_0/inst/grp_convulution1_fu_354/h_reg_603                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_3_fu_464/grp_store_bias_3_fu_464_bias_oc_ce0                                                                                                           | design_1_i/conv1_0/inst/grp_store_bias_3_fu_464/i_reg_69                                                                                                          |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/exitcond2_mid_reg_16940                                                                                                                       | design_1_i/conv1_0/inst/grp_convulution1_fu_354/w_mid2_reg_1703                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                   |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                     |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_4_fu_428/ap_CS_fsm_state2                                                                                                                                    |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/ap_CS_fsm_state2                                                                                                                           |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                      |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                   | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_CS_fsm_state2                                                                                                                                    |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                 |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                   |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_4_fu_428/ap_NS_fsm10_out                                                                                                                                     | design_1_i/conv1_0/inst/grp_relu_4_fu_428/i_reg_54                                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_3_fu_464/p_4_in                                                                                                                                        |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/ap_CS_fsm_state6                                                                                                                                    | design_1_i/conv1_0/inst/grp_relu_1_fu_418/k_reg_800                                                                                                               |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/ap_NS_fsm1                                                                                                                                          | design_1_i/conv1_0/inst/grp_relu_1_fu_418/j_reg_69                                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/ap_CS_fsm_state4                                                                                                                                    |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/ap_CS_fsm_state3                                                                                                                                    |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/ap_NS_fsm11_out                                                                                                                                  | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/c_reg_86                                                                                                             |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/ap_CS_fsm_state2                                                                                                                                 |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                 |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/ap_NS_fsm15_out                                                                                                                            | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/l_reg_110                                                                                                      |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/ap_CS_fsm_state3                                                                                                                           |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_NS_fsm10_out                                                                                                                                     | design_1_i/conv1_0/inst/grp_relu_3_fu_423/i_reg_60                                                                                                                |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/tmp_94_reg_18900                                                                                                                              |                                                                                                                                                                   |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                        | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                  | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/ap_NS_fsm1                                                                                                                                     | design_1_i/conv1_0/inst/grp_store_input_fu_447/i_reg_77                                                                                                           |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/j_reg_88_reg[5]_0[1]                                                                                                                           | design_1_i/conv1_0/inst/grp_store_input_fu_447/ap_CS_fsm_state9                                                                                                   |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                  | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                        | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_fu_438/j_reg_940                                                                                                                                    |                                                                                                                                                                   |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                         | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                  | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                  | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/j_reg_690                                                                                                                                           |                                                                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/h_reg_1030                                                                                                                                       |                                                                                                                                                                   |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/p_3_in                                                                                                                                         |                                                                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                        | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_enable_reg_0                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                        | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                        | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/j_reg_690                                                                                                                                           |                                                                                                                                                                   |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/ap_CS_fsm_state2                                                                                                                               |                                                                                                                                                                   |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                  | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                        | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_enable_reg_0                                                                                                 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[0][0]                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[0][0]                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                         |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                    | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                 |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_enable_reg_0                                                                                                 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                             | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[0][0]                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                    |                                                                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                     |                                                                                                                                                                   |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                  | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/l_reg_1100                                                                                                                                 |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/waddr                                                                                                                                               |                                                                                                                                                                   |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/output5_oc_0_0_U/conv1_bias_5_oc_ram_U/E[0]                                                                                                                           |                                                                                                                                                                   |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                 |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                          |                                                                                                                                                                   |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/i_reg_1150                                                                                                                                   |                                                                                                                                                                   |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_5_fu_456/grp_store_bias_5_fu_456_bias_oc_ce0                                                                                                           | design_1_i/conv1_0/inst/grp_store_bias_5_fu_456/i_reg_71                                                                                                          |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/output_0_0_ce0                                                                                                                               | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/co_reg_104                                                                                                       |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/l_reg_1080                                                                                                                                 |                                                                                                                                                                   |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_5_fu_456/p_4_in                                                                                                                                        |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                          |                                                                                                                                                                   |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/ap_CS_fsm_state21                                                                                                                                                     |                                                                                                                                                                   |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                               | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_378/ap_CS_fsm_state26                                                                                                                                     | design_1_i/conv1_0/inst/grp_fc_6_fu_378/c_reg_153                                                                                                                 |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/ap_CS_fsm_state2                                                                                                                           |                                                                                                                                                                   |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                            |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                   |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                 |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/ap_CS_fsm_state2                                                                                                                             |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/ap_CS_fsm_state23                                                                                                                                                     | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/SR[0]                                                                                                            |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/ap_NS_fsm16_out                                                                                                                            | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/i_reg_99                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_378/grp_fc_6_fu_378_input_0_0_ce0                                                                                                                         |                                                                                                                                                                   |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                |                                                                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                 |                                                                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                   | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[0][0]                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/E[0]                                                                                                                              | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                             | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_17                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__3_n_17                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_4_fu_428/j_reg_650                                                                                                                                           |                                                                                                                                                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/conv1_fmul_32ns_3cud_U54/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op[0]      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                     |                                                                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage12                                                                                                                         | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/indvar_flatten_next4_reg_8360                                                                                                                |                                                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convulution1_fu_354/conv1_fmul_32ns_3cud_U25/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op[0]       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/bias_ce0                                                                                                                                     | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/indvar_flatten_next2_reg_937                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                                   |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/conv1_fmul_32ns_3cud_U41/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op[0]      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convulution1_fu_354/conv1_fmul_32ns_3cud_U24/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op[0]       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_17                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_fc_6_fu_378/conv1_fmul_32ns_3cud_U60/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op[0]               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/j_reg_710                                                                                                                                           |                                                                                                                                                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_17                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_17                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/h_reg_970                                                                                                                                        |                                                                                                                                                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                             | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_4_fu_428/ap_NS_fsm[4]                                                                                                                                        |                                                                                                                                                                   |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_4_fu_428/k_reg_760                                                                                                                                           |                                                                                                                                                                   |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/invalid_len_event_reg2_reg[0]                                                                                              | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[11][0]                                                                       |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/invalid_len_event_reg2_reg[0]                                                                                             | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                       |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                            | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[11][0]                                                     |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/invalid_len_event_reg2_reg[0]                                                                                            | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                      |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/tmp_mid2_33_reg_17400                                                                                                                         |                                                                                                                                                                   |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_6432                                                                                                                                      | design_1_i/conv1_0/inst/grp_convulution1_fu_354/indvar_flatten_next_reg_1935                                                                                      |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/tmp_39_0_4_reg_18270                                                                                                                          |                                                                                                                                                                   |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/tmp_39_0_2_reg_17780                                                                                                                          |                                                                                                                                                                   |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/j_reg_1560                                                                                                                                       |                                                                                                                                                                   |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/k_reg_800                                                                                                                                           |                                                                                                                                                                   |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/k_reg_820                                                                                                                                           |                                                                                                                                                                   |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/tmp_94_reg_18900                                                                                                                              | design_1_i/conv1_0/inst/grp_convulution1_fu_354/tmp_96_reg_1897                                                                                                   |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                            |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                      |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_NS_fsm[4]                                                                                                                                        |                                                                                                                                                                   |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/j_reg_1620                                                                                                                                       |                                                                                                                                                                   |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_NS_fsm[4]                                                                                                                                        |                                                                                                                                                                   |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/ap_CS_fsm_state2                                                                                                                             |                                                                                                                                                                   |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/k_reg_800                                                                                                                                           |                                                                                                                                                                   |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                             | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                             | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                        |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                      |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                             | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                      |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/indvar_flatten_next_reg_8720                                                                                                                 |                                                                                                                                                                   |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/w_reg_1080                                                                                                                                       |                                                                                                                                                                   |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                       |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                       |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/output_addr_reg_2940                                                                                                                                |                                                                                                                                                                   |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/j_reg_1190                                                                                                                                 |                                                                                                                                                                   |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                                   |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/tmp_104_reg_22100                                                                                                                             |                                                                                                                                                                   |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/indvar_flatten_next1_reg_16380                                                                                                                |                                                                                                                                                                   |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                             |                                                                                                                                                                   |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/w_reg_1140                                                                                                                                       |                                                                                                                                                                   |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                   |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/j_reg_1210                                                                                                                                 |                                                                                                                                                                   |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/bias_ce0                                                                                                                                     |                                                                                                                                                                   |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/ci_mid2_reg_8480                                                                                                                             |                                                                                                                                                                   |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                   |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                |                                                                                                                                                                   |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                |                                                                                                                                                                   |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/exitcond2_mid_reg_16940                                                                                                                       |                                                                                                                                                                   |                7 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[19][0]                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[19][0]                                                                                                        | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                4 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[19][0]                                                                                                       | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                4 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/conv1_fmul_32ns_3cud_U41/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]        |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convulution1_fu_354/conv1_fmul_32ns_3cud_U25/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]         |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/conv1_fmul_32ns_3cud_U54/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]        |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convulution1_fu_354/conv1_fmul_32ns_3cud_U24/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]         |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_fc_6_fu_378/conv1_fmul_32ns_3cud_U60/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                 |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                            |                9 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/tmp_165_reg_8770                                                                                                                             |                                                                                                                                                                   |                7 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/ap_phi_mux_indvar_flatten4_phi_fu_208_p41                                                                                                    | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/ci_reg_260                                                                                                       |               10 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/ap_NS_fsm[5]                                                                                                                                 |                                                                                                                                                                   |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/ap_CS_fsm_state3                                                                                                                             |                                                                                                                                                                   |                9 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/ap_NS_fsm17_out                                                                                                                            |                                                                                                                                                                   |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_output_fu_472/E[0]                                                                                                                                          |                                                                                                                                                                   |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/ap_NS_fsm15_out                                                                                                                                |                                                                                                                                                                   |                7 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_fu_438/ap_NS_fsm16_out                                                                                                                              |                                                                                                                                                                   |                5 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                      | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                              | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                6 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                   |                                                                                                                                                                   |               11 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/ar_hs                                                                                                                                               | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/rdata[31]_i_1_n_17                                                                                                      |               24 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                              | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_378/tmp_44_reg_2900                                                                                                                                       |                                                                                                                                                                   |                8 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[0][0]                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                6 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                     |                                                                                                                                                                   |                8 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[0][0]                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                5 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                      | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                     |                                                                                                                                                                   |                6 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                5 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                      | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/ap_NS_fsm17_out                                                                                                                            |                                                                                                                                                                   |                5 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                              | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_378/ap_CS_fsm_state7                                                                                                                                      |                                                                                                                                                                   |                7 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/invalid_len_event_reg2_reg[0]                                                                                             | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_phi_mux_indvar_flatten1_phi_fu_574_p41                                                                                                     | design_1_i/conv1_0/inst/grp_convulution1_fu_354/co_reg_581                                                                                                        |               10 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rreq/push                                                                                                                      |                                                                                                                                                                   |                5 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/invalid_len_event_reg2_reg[0]                                                                                            | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/invalid_len_event_reg2_reg[0]                                                                                              | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                            | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/input_load_reg_9020                                                                                                                          |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/output_r_ce0                                                                                                                                 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/co_reg_157                                                                                                       |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/sum_2_reg_248[31]_i_2_n_17                                                                                                                   | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/sum_2_reg_248[31]_i_1_n_17                                                                                       |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7320                                                                                                                                      |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage7                                                                                                                          |                                                                                                                                                                   |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/ap_CS_fsm_state7                                                                                                                             |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/ap_CS_fsm_state22                                                                                                                            |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/ap_CS_fsm_state11                                                                                                                            |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/sum_2_reg_161[31]_i_1_n_17                                                                                                                   |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/sum_1_reg_138[31]_i_1_n_17                                                                                                                   |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/ap_CS_fsm_state7                                                                                                                                 |                                                                                                                                                                   |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/conv1_fcmp_32ns_3dEe_U35/conv1_ap_fcmp_0_no_dsp_32_u/E[0]                                                                                        |                                                                                                                                                                   |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7620                                                                                                                                      |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7830                                                                                                                                      |                                                                                                                                                                   |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7730                                                                                                                                      |                                                                                                                                                                   |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7470                                                                                                                                      |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7570                                                                                                                                      |                                                                                                                                                                   |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7780                                                                                                                                      |                                                                                                                                                                   |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7370                                                                                                                                      |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7420                                                                                                                                      |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7680                                                                                                                                      |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7520                                                                                                                                      |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/sum_2_2_2_reg_21950                                                                                                                           |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7270                                                                                                                                      |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/tmp_41_4_4_reg_21900                                                                                                                          |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_378/tmp_s_reg_141[31]_i_2_n_17                                                                                                                            | design_1_i/conv1_0/inst/grp_fc_6_fu_378/c_reg_153                                                                                                                 |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_378/p_0_in                                                                                                                                                |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_378/ap_CS_fsm_state21                                                                                                                                     |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_378/grp_fc_6_fu_378_m_axi_bias_RREADY                                                                                                                     |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_378/ap_CS_fsm_state31                                                                                                                                     |                                                                                                                                                                   |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/conv1_fcmp_32ns_3dEe_U48/conv1_ap_fcmp_0_no_dsp_32_u/E[0]                                                                                        |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/ap_CS_fsm_state7                                                                                                                                 |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/ap_CS_fsm_state5                                                                                                                                    |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_state5                                                                                                                                    |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_output_r[31]_i_1_n_17                                                                                                                           | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_CS_fsm_state5                                                                                                                                    |                                                                                                                                                                   |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_weights_5[31]_i_1_n_17                                                                                                                          | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_3_fu_464/p_0_in                                                                                                                                        |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_3_fu_464/bias_addr_read_reg_123[31]_i_1_n_17                                                                                                           |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_3_fu_464/E[0]                                                                                                                                          |                                                                                                                                                                   |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_weights_3[31]_i_1_n_17                                                                                                                          | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_bias_3[31]_i_1_n_17                                                                                                                             | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_bias[31]_i_1_n_17                                                                                                                               | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_bias_6[31]_i_1_n_17                                                                                                                             | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_weights[31]_i_1_n_17                                                                                                                            | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/p_0_in0                                                                                                                                             | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_bias_5[31]_i_1_n_17                                                                                                                             | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_weights_6[31]_i_1_n_17                                                                                                                          | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_5_fu_456/bias_addr_read_reg_125[31]_i_1_n_17                                                                                                           |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_fu_480/grp_store_bias_fu_480_m_axi_bias_RREADY                                                                                                         |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                        |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                     |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                     |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_fu_480/p_0_in                                                                                                                                          |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_output_fu_472/ap_CS_fsm_state3                                                                                                                              |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_output_fu_472/q0_reg[0][0]                                                                                                                                  |                                                                                                                                                                   |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_4_fu_428/ap_CS_fsm_state5                                                                                                                                    |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/ap_CS_fsm_state22                                                                                                                                                     |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/ap_CS_fsm_state26                                                                                                                                                     |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                    |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                       |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                    |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/fifo_wreq/push                                                                                                                    |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                      |               32 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                   |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                        | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                      | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                    |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                    |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/bias_load_reg_22050                                                                                                                           |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ce0                                                                                                                                           |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                   |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                   |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[31][0]                                                                                         |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/tmp_21_reg_9120                                                                                                                              |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/ap_CS_fsm_state23                                                                                                                            |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_362/ap_CS_fsm_state18                                                                                                                            |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/pop                                                                                                                       | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                5 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/buff_rdata/pop                                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                5 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rreq/start_addr_reg[2][0]                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                6 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/buff_rdata/pop                                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                6 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]_0                                                                                               | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                6 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/ap_NS_fsm1                                                                                                                                       | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/i_reg_133                                                                                                            |               11 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                                   |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                             | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                    | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                        |                8 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/ap_NS_fsm1                                                                                                                                       | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/i_reg_139                                                                                                            |               10 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                    | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                        |                6 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                          |                7 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                      |                                                                                                                                                                   |                8 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/tmp_11_reg_1880                                                                                                                                |                                                                                                                                                                   |                9 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                         |                                                                                                                                                                   |               11 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               10 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                      |                                                                                                                                                                   |               11 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/ap_NS_fsm10_out                                                                                                                              | design_1_i/conv1_0/inst/grp_convolution_5_fu_370/i_reg_115                                                                                                        |                8 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               10 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                     |                                                                                                                                                                   |               10 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                   |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                       |                                                                                                                                                                   |                5 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                    |                                                                                                                                                                   |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                              |                                                                                                                                                                   |               10 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                   |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                           |                                                                                                                                                                   |                8 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rreq/push                                                                                                                     |                                                                                                                                                                   |                6 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                |                                                                                                                                                                   |                6 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                               |                                                                                                                                                                   |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                    |                                                                                                                                                                   |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                   |                8 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                              |                                                                                                                                                                   |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                    |                                                                                                                                                                   |                9 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                  |                                                                                                                                                                   |                8 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                   |                7 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                |                                                                                                                                                                   |                9 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                |                                                                                                                                                                   |               10 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                   |                9 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                    |                                                                                                                                                                   |                7 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                7 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                |                                                                                                                                                                   |               11 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                   |                7 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                       | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                6 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                   |                                                                                                                                                                   |                6 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_fu_438/tmp_19_reg_2550                                                                                                                              |                                                                                                                                                                   |               11 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rreq/start_addr_reg[2][0]                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |               10 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/align_len_reg[31][0]                                                                                                       | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |               10 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |               19 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_fu_438/ap_CS_fsm_reg[11]_0[0]                                                                                                                       |                                                                                                                                                                   |                7 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |               19 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |               16 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/pop                                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                8 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_output_fu_472/push                                                                                                                                          | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                7 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/push                                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                7 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/buff_rdata/push                                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |               10 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |               18 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/buff_rdata/push                                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |                8 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/tmp_15_reg_3380                                                                                                                            |                                                                                                                                                                   |               12 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/ap_NS_fsm[10]                                                                                                                                  |                                                                                                                                                                   |               13 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                        |                                                                                                                                                                   |                9 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                      |                                                                                                                                                                   |               12 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                      |                                                                                                                                                                   |               10 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                      |                                                                                                                                                                   |               10 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/E[0]                                                                                                                                       |                                                                                                                                                                   |               14 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                 |                                                                                                                                                                   |                8 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                               |                                                                                                                                                                   |               10 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                    |                                                                                                                                                                   |                9 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                    |                                                                                                                                                                   |                7 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/tmp_s_reg_3180                                                                                                                             |                                                                                                                                                                   |               13 |             92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                   |                9 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               14 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               13 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                     |                                                                                                                                                                   |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                             |                                                                                                                                                                   |                8 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                 |                                                                                                                                                                   |               11 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                                   |               13 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                 |                                                                                                                                                                   |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                 |                                                                                                                                                                   |                9 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               13 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               15 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               15 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                     |                                                                                                                                                                   |               15 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/grp_store_weights_5_fu_402_m_axi_weights_RREADY                                                                                            |                                                                                                                                                                   |               26 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               14 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               12 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |               12 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               13 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                               | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               13 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                               | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               11 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                               | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               12 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               13 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               11 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                     | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               13 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                              |               17 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               15 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |               14 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               14 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_6432                                                                                                                                      |                                                                                                                                                                   |               33 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_6872                                                                                                                                      |                                                                                                                                                                   |               20 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/tmp_41_4_2_reg_21800                                                                                                                          |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/tmp_41_3_3_reg_21600                                                                                                                          |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                      |                                                                                                                                                                   |               20 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_643254_out                                                                                                                                |                                                                                                                                                                   |               17 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                     | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               11 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_687245_out                                                                                                                                |                                                                                                                                                                   |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_phi_mux_indvar_flatten1_phi_fu_574_p41                                                                                                     |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7271                                                                                                                                      |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7072                                                                                                                                      |                                                                                                                                                                   |               21 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_6672                                                                                                                                      |                                                                                                                                                                   |               23 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage8                                                                                                                          |                                                                                                                                                                   |               23 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_667249_out                                                                                                                                |                                                                                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                     | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage5                                                                                                                          |                                                                                                                                                                   |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |               16 |            132 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                      |                                                                                                                                                                   |               10 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                     |                                                                                                                                                                   |               12 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                    |                                                                                                                                                                   |               13 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                       |                                                                                                                                                                   |               18 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                    |                                                                                                                                                                   |               13 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                     |                                                                                                                                                                   |               15 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |               15 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |               13 |            142 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                  | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |               14 |            142 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                    |                                                                                                                                                                   |               12 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                     |                                                                                                                                                                   |               15 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                    |                                                                                                                                                                   |               13 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                       |                                                                                                                                                                   |               16 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                      |                                                                                                                                                                   |               11 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                     |                                                                                                                                                                   |               15 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                     |                                                                                                                                                                   |               14 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                    |                                                                                                                                                                   |               14 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               34 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               32 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               29 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               31 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               16 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |               15 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               15 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |               15 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               17 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               15 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               15 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                   |               10 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                   |               10 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                   |               10 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                   |               10 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                   |               11 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                   |               12 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                   |               12 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                   |               12 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                   |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                   |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage4                                                                                                                          |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage12                                                                                                                         |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/h_reg_6030                                                                                                                                    |                                                                                                                                                                   |               35 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_6670                                                                                                                                      |                                                                                                                                                                   |               54 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage11                                                                                                                         |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_7070                                                                                                                                      |                                                                                                                                                                   |               43 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_6870                                                                                                                                      |                                                                                                                                                                   |               51 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage9                                                                                                                          |                                                                                                                                                                   |               34 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/reg_661                                                                                                                                       |                                                                                                                                                                   |               68 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage10                                                                                                                         |                                                                                                                                                                   |               23 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage3                                                                                                                          |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage2                                                                                                                          |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage1                                                                                                                          |                                                                                                                                                                   |               18 |            276 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_354/ap_CS_fsm_pp0_stage0                                                                                                                          |                                                                                                                                                                   |               28 |            312 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/E[0]                                                                                                                                                |                                                                                                                                                                   |               73 |            600 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                      |              184 |            820 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               |                                                                                                                                                                   |              690 |           3820 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


