
*** Running vivado
    with args -log design_1_dist_mem_gen_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dist_mem_gen_0_3.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_dist_mem_gen_0_3.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_dist_mem_gen_0_3, cache-ID = edf7571d810c89d6.
INFO: [Common 17-206] Exiting Vivado at Mon Jan 14 13:21:15 2019...
