[2025-09-18 03:37:10] START suite=qualcomm_srv trace=srv543_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv543_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2578499 heartbeat IPC: 3.878 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4998985 heartbeat IPC: 4.131 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4998985 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4998985 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13259983 heartbeat IPC: 1.211 cumulative IPC: 1.211 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21503409 heartbeat IPC: 1.213 cumulative IPC: 1.212 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29731332 heartbeat IPC: 1.215 cumulative IPC: 1.213 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37955262 heartbeat IPC: 1.216 cumulative IPC: 1.214 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 46165536 heartbeat IPC: 1.218 cumulative IPC: 1.215 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 54354581 heartbeat IPC: 1.221 cumulative IPC: 1.216 (Simulation time: 00 hr 07 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv543_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 62657041 heartbeat IPC: 1.204 cumulative IPC: 1.214 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 71019172 heartbeat IPC: 1.196 cumulative IPC: 1.212 (Simulation time: 00 hr 10 min 08 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 79371940 heartbeat IPC: 1.197 cumulative IPC: 1.21 (Simulation time: 00 hr 11 min 10 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 82718139 cumulative IPC: 1.209 (Simulation time: 00 hr 12 min 13 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 82718139 cumulative IPC: 1.209 (Simulation time: 00 hr 12 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv543_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.209 instructions: 100000002 cycles: 82718139
CPU 0 Branch Prediction Accuracy: 92.69% MPKI: 12.98 Average ROB Occupancy at Mispredict: 30.28
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08529
BRANCH_INDIRECT: 0.3705
BRANCH_CONDITIONAL: 11.15
BRANCH_DIRECT_CALL: 0.4205
BRANCH_INDIRECT_CALL: 0.545
BRANCH_RETURN: 0.4059


====Backend Stall Breakdown====
ROB_STALL: 13110
LQ_STALL: 0
SQ_STALL: 39059


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.561047

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 13110

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 5119

cpu0->cpu0_STLB TOTAL        ACCESS:    2120605 HIT:    2119980 MISS:        625 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2120605 HIT:    2119980 MISS:        625 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 130.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9655850 HIT:    8899844 MISS:     756006 MSHR_MERGE:      33686
cpu0->cpu0_L2C LOAD         ACCESS:    7753356 HIT:    7127953 MISS:     625403 MSHR_MERGE:        446
cpu0->cpu0_L2C RFO          ACCESS:     582162 HIT:     518002 MISS:      64160 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     167332 HIT:     117280 MISS:      50052 MSHR_MERGE:      33240
cpu0->cpu0_L2C WRITE        ACCESS:    1151868 HIT:    1136228 MISS:      15640 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1132 HIT:        381 MISS:        751 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     116380 ISSUED:     107723 USEFUL:       1230 USELESS:       4820
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.66 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15876337 HIT:    7722449 MISS:    8153888 MSHR_MERGE:    2034821
cpu0->cpu0_L1I LOAD         ACCESS:   15876337 HIT:    7722449 MISS:    8153888 MSHR_MERGE:    2034821
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30926792 HIT:   26921587 MISS:    4005205 MSHR_MERGE:    1727909
cpu0->cpu0_L1D LOAD         ACCESS:   16708141 HIT:   14575190 MISS:    2132951 MSHR_MERGE:     498662
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     342000 HIT:     242523 MISS:      99477 MSHR_MERGE:      39764
cpu0->cpu0_L1D WRITE        ACCESS:   13875397 HIT:   12103773 MISS:    1771624 MSHR_MERGE:    1189462
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1254 HIT:        101 MISS:       1153 MSHR_MERGE:         21
cpu0->cpu0_L1D PREFETCH REQUESTED:     539317 ISSUED:     341992 USEFUL:      13343 USELESS:      38928
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13021311 HIT:   10727919 MISS:    2293392 MSHR_MERGE:    1160792
cpu0->cpu0_ITLB LOAD         ACCESS:   13021311 HIT:   10727919 MISS:    2293392 MSHR_MERGE:    1160792
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.012 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29070396 HIT:   27735846 MISS:    1334550 MSHR_MERGE:     346546
cpu0->cpu0_DTLB LOAD         ACCESS:   29070396 HIT:   27735846 MISS:    1334550 MSHR_MERGE:     346546
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.087 cycles
cpu0->LLC TOTAL        ACCESS:     818775 HIT:     808227 MISS:      10548 MSHR_MERGE:        213
cpu0->LLC LOAD         ACCESS:     624957 HIT:     617137 MISS:       7820 MSHR_MERGE:         51
cpu0->LLC RFO          ACCESS:      64159 HIT:      64158 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      16812 HIT:      14280 MISS:       2532 MSHR_MERGE:        162
cpu0->LLC WRITE        ACCESS:     112096 HIT:     112094 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        751 HIT:        558 MISS:        193 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 113.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         14
  ROW_BUFFER_MISS:      10319
  AVG DBUS CONGESTED CYCLE: 2.99
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6893

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       543199       538136        62573          536
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           28           64           11
  STLB miss resolved @ L2C                0           37          173          240           28
  STLB miss resolved @ LLC                0           32          191          384           36
  STLB miss resolved @ MEM                0            0           57          122           96

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             204788        49886      1555200       106850            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            6            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            6            9           24            0
  STLB miss resolved @ MEM                0            0            8           16            0
[2025-09-18 03:49:24] END   suite=qualcomm_srv trace=srv543_ap (rc=0)
