Time resolution is 1 ps
$finish called at time : 80 ns : File "C:/Users/beyza/Documents/GitHub/verilog/d_latch/d_latch.srcs/sim_1/new/tb.v" Line 37
