# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ProcessadorCompleto_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Uni/Projeto_LSD/Final3 FINAL/ControlUnit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:10 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Final3 FINAL/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 19:34:11 on May 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Final3 FINAL/pMux2_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:11 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Final3 FINAL/pMux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pMux2_1
# -- Compiling architecture Behavioral of pMux2_1
# End time: 19:34:11 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Final3 FINAL/PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:11 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Final3 FINAL/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture Behavioral of PC
# End time: 19:34:11 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Final3 FINAL/SignExtend.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:11 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Final3 FINAL/SignExtend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SignExtend
# -- Compiling architecture Behavioral of SignExtend
# End time: 19:34:11 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Final3 FINAL/IMemory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:11 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Final3 FINAL/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 19:34:11 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Final3 FINAL/DMemory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:11 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Final3 FINAL/DMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory
# -- Compiling architecture Behavioral of DMemory
# End time: 19:34:11 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Final3 FINAL/Registers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:11 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Final3 FINAL/Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registers
# -- Compiling architecture Behavioral of Registers
# End time: 19:34:11 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Final3 FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:11 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Final3 FINAL/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# End time: 19:34:11 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Final3 FINAL/Datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:11 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Final3 FINAL/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Structural of Datapath
# -- Loading entity PC
# -- Loading entity IMemory
# -- Loading entity pMux2_1
# -- Loading entity Registers
# -- Loading entity SignExtend
# -- Loading entity ALU
# -- Loading entity DMemory
# End time: 19:34:11 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Final3 FINAL/ProcessadorCompleto.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:11 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Final3 FINAL/ProcessadorCompleto.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessadorCompleto
# -- Compiling architecture Structural of ProcessadorCompleto
# -- Loading entity Datapath
# -- Loading entity ControlUnit
# End time: 19:34:11 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Uni/Projeto_LSD/Final3 FINAL/ProcessadorCompleto_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:32 on May 30,2020
# vcom -reportprogress 300 -work work C:/Uni/Projeto_LSD/Final3 FINAL/ProcessadorCompleto_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ProcessadorCompleto_tb
# -- Compiling architecture Stimulus of ProcessadorCompleto_tb
# -- Loading package NUMERIC_STD
# -- Loading entity ProcessadorCompleto
# End time: 19:34:32 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.processadorcompleto_tb(stimulus)
# vsim work.processadorcompleto_tb(stimulus) 
# Start time: 19:34:57 on May 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processadorcompleto_tb(stimulus)
# Loading work.processadorcompleto(structural)
# Loading work.datapath(structural)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.pmux2_1(behavioral)
# Loading work.registers(behavioral)
# Loading work.signextend(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
add wave -position end  sim:/processadorcompleto_tb/s_clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: celso  Hostname: DESKTOP-63JSPUM  ProcessID: 2176
#           Attempting to use alternate WLF file "./wlft44miw7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft44miw7
add wave -position end  sim:/processadorcompleto_tb/s_reset
add wave -position end sim:/processadorcompleto_tb/batata/F_datapath/*
add wave -position 7 sim:/processadorcompleto_tb/batata/F_ControlUnit/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/batata/F_datapath/DMemory
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/batata/F_datapath/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/batata/F_datapath/Registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/batata/F_datapath/Registers
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /processadorcompleto_tb/batata/F_datapath/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 3  Instance: /processadorcompleto_tb/batata/F_datapath/DMemory
add wave -position end  sim:/processadorcompleto_tb/s_clk
add wave -position end  sim:/processadorcompleto_tb/s_reset
restart -f
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/batata/F_datapath/DMemory
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/batata/F_datapath/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/batata/F_datapath/Registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/batata/F_datapath/Registers
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /processadorcompleto_tb/batata/F_datapath/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 3  Instance: /processadorcompleto_tb/batata/F_datapath/DMemory
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/T_IMemory/En
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/EnPc
add wave -position 2  sim:/processadorcompleto_tb/batata/F_datapath/RI
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/ALUSrc
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/ALUOp
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/MemWr
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/MemtoReg
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/RegDst
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/T_PC/cntOut
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/Registers/RD1
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/Registers/RD2
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/SignExtend/input
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/SignExtend/output
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/DMemory/WD
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/DMemory/RD
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/DMemory/WE
add wave -position end  sim:/processadorcompleto_tb/batata/F_datapath/DMemory/Addr
add wave -position 10  sim:/processadorcompleto_tb/batata/F_datapath/Registers/RA1
add wave -position 11  sim:/processadorcompleto_tb/batata/F_datapath/Registers/RA2
add wave -position 14  sim:/processadorcompleto_tb/batata/F_datapath/Registers/WA
add wave -position 15  sim:/processadorcompleto_tb/batata/F_datapath/Registers/WD
add wave -position 16  sim:/processadorcompleto_tb/batata/F_datapath/Registers/WE
restart -f
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/batata/F_datapath/DMemory
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/batata/F_datapath/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/batata/F_datapath/Registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/batata/F_datapath/Registers
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /processadorcompleto_tb/batata/F_datapath/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 3  Instance: /processadorcompleto_tb/batata/F_datapath/DMemory
# End time: 19:51:18 on May 30,2020, Elapsed time: 0:16:21
# Errors: 0, Warnings: 20
