// Seed: 1496283407
module module_0 #(
    parameter id_13 = 32'd77
) (
    output tri0 id_0,
    input uwire id_1,
    output tri1 id_2,
    input wor id_3,
    input tri id_4,
    output tri1 id_5,
    output tri0 id_6,
    input tri1 id_7,
    input wand id_8,
    output supply1 id_9,
    output tri1 id_10,
    input uwire id_11,
    output supply1 id_12,
    input wand _id_13,
    output tri id_14
);
  parameter id_16 = {-1, 1};
  wire id_17;
  ;
  integer [id_13 : 1] id_18;
endmodule
module module_0 #(
    parameter id_15 = 32'd72
) (
    input wor id_0,
    output uwire id_1,
    output wor id_2,
    output uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input uwire id_7,
    output tri id_8
);
  assign id_1 = id_7;
  logic id_10;
  wire id_11 = id_7;
  module_1 id_12;
  wire id_13 = id_5;
  wire id_14;
  ;
  parameter id_15 = -1;
  integer id_16;
  defparam id_15.id_15 = 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_2,
      id_4,
      id_4,
      id_2,
      id_3,
      id_4,
      id_0,
      id_2,
      id_2,
      id_7,
      id_8,
      id_15,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
