# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed_impl_3/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed_impl_3/precision.log.suppressed
# Info: [9552]: Activated implementation lab8_writeback_mixed_impl_3 in project C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s50tq144".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/func_reg_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_mixed.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed_impl_3.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab8_writeback(mixed): Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 5)}: Pre-processing...
# Info: [44506]: Module CAD_lib.func_reg(behav): Pre-processing...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 5)}: Compiling...
# Info: [44508]: Module CAD_lib.func_reg(behav): Compiling...
# Info: [44523]: Root Module CAD_lib.lab8_writeback(mixed): Compiling...
# Info: [45252]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_mixed.vhd", line 57: Inferred rom instance 'rtlcI2' of type 'rom_1_6_64_2'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 121.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed_impl_3.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed_impl_3.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab8_writeback.mixed.
# Info: [20013]: Precision will use 2 processor(s).
# Info: [15002]: Optimizing design view:.cad_lib.lab8_writeback.mixed
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [8053]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed_impl_3/lab8_writeback.edf.
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed_impl_3/lab8_writeback.ucf.
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.6 s secs.
# Info: [11020]: Overall running time for synthesis: 0.6 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab8_writeback_mixed_impl_3.
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed_impl_3/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed_impl_3/precision.log.suppressed
# Info: [9552]: Activated implementation lab8_writeback_mixed_impl_3 in project C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed_impl_4.
# Info: [9557]: Created implementation lab8_writeback_mixed_impl_4 in project C:/HDS/CAD/CAD_lib/ps/lab8_writeback_mixed/lab8_writeback_mixed.psp.
