 
****************************************
Report : area
Design : Cgra_Hw
Version: P-2019.03
Date   : Sun Mar 24 04:58:57 2019
****************************************

Library(s) Used:

    um28nphhlogl30hsh140f_ffgbc0p99vn40c (File: /home/sihao/Synopsys/UMC_28nm/UltraHighDensity/LogicLibrary/30nm/HPC_plus/HVT/liberty/ccs/um28nphhlogl30hsh140f_ffgbc0p99vn40c.db)

Number of ports:                         7800
Number of nets:                        178555
Number of cells:                       170918
Number of combinational cells:         146404
Number of sequential cells:             22817
Number of macros/black boxes:               0
Number of buf/inv:                      35896
Number of references:                     201

Combinational area:              99040.199157
Buf/Inv area:                    14366.183868
Noncombinational area:           74425.174039
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                173465.373197
Total area:                 undefined
1
