==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 18ns.
@I [HLS-10] Setting target device to 'xc7z010clg400-1'
@I [SIM-2] *************** CSIM start ***************
@W [SIM-51] HLS only supports CLANG compiler in Linux.
@I [SIM-4] CSIM will launch GCC as the compiler.
@I [SIM-1] CSim done with 0 errors.
@I [SIM-3] *************** CSIM finish ***************
