;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 17-Sep-14 09:46:39 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x04850000  	1157
0x0008	0x02E10000  	737
0x000C	0x02E10000  	737
0x0010	0x02E10000  	737
0x0014	0x02E10000  	737
0x0018	0x02E10000  	737
0x001C	0x02E10000  	737
0x0020	0x02E10000  	737
0x0024	0x02E10000  	737
0x0028	0x02E10000  	737
0x002C	0x02E10000  	737
0x0030	0x02E10000  	737
0x0034	0x02E10000  	737
0x0038	0x02E10000  	737
0x003C	0x02E10000  	737
0x0040	0x02E10000  	737
0x0044	0x02E10000  	737
0x0048	0x02E10000  	737
0x004C	0x02E10000  	737
0x0050	0x02E10000  	737
0x0054	0x02E10000  	737
0x0058	0x02E10000  	737
0x005C	0x02E10000  	737
0x0060	0x02E10000  	737
0x0064	0x02E10000  	737
0x0068	0x02E10000  	737
0x006C	0x02E10000  	737
0x0070	0x02E10000  	737
0x0074	0x02E10000  	737
0x0078	0x02E10000  	737
0x007C	0x02E10000  	737
0x0080	0x02E10000  	737
0x0084	0x02E10000  	737
0x0088	0x02E10000  	737
0x008C	0x02E10000  	737
0x0090	0x02E10000  	737
0x0094	0x02E10000  	737
0x0098	0x02E10000  	737
0x009C	0x02E10000  	737
0x00A0	0x02E10000  	737
0x00A4	0x02E10000  	737
0x00A8	0x02E10000  	737
0x00AC	0x02E10000  	737
0x00B0	0x02E10000  	737
0x00B4	0x02E10000  	737
0x00B8	0x02E10000  	737
0x00BC	0x02E10000  	737
0x00C0	0x02E10000  	737
0x00C4	0x02E10000  	737
0x00C8	0x02E10000  	737
0x00CC	0x02E10000  	737
0x00D0	0x02E10000  	737
0x00D4	0x02E10000  	737
0x00D8	0x02E10000  	737
0x00DC	0x02E10000  	737
0x00E0	0x02E90000  	745
0x00E4	0x02E10000  	737
0x00E8	0x02E10000  	737
0x00EC	0x02E10000  	737
0x00F0	0x02E10000  	737
0x00F4	0x02E10000  	737
0x00F8	0x02E10000  	737
0x00FC	0x02E10000  	737
0x0100	0x02E10000  	737
0x0104	0x02E10000  	737
0x0108	0x02E10000  	737
0x010C	0x02E10000  	737
0x0110	0x02E10000  	737
0x0114	0x02E10000  	737
0x0118	0x02E10000  	737
0x011C	0x02E10000  	737
0x0120	0x02E10000  	737
0x0124	0x02E10000  	737
0x0128	0x02E10000  	737
0x012C	0x02E10000  	737
; end of ____SysVT
_main:
;EXTI_ex.c, 58 :: 		void main()
0x0484	0xF7FFFF86  BL	916
0x0488	0xF000F8F6  BL	1656
0x048C	0xF7FFFF78  BL	896
0x0490	0xF000F8B2  BL	1528
;EXTI_ex.c, 60 :: 		setup();
0x0494	0xF7FFFEE0  BL	_setup+0
;EXTI_ex.c, 62 :: 		while(1)
L_main5:
;EXTI_ex.c, 64 :: 		switch(s)
0x0498	0xE090    B	L_main7
;EXTI_ex.c, 66 :: 		case 1:
L_main9:
;EXTI_ex.c, 68 :: 		GPIOA_ODR = 0x00000010;
0x049A	0x2110    MOVS	R1, #16
0x049C	0x4854    LDR	R0, [PC, #336]
0x049E	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 69 :: 		delay_ms(dly);
0x04A0	0xF24707FE  MOVW	R7, #28926
0x04A4	0xF2C00702  MOVT	R7, #2
0x04A8	0xBF00    NOP
0x04AA	0xBF00    NOP
L_main10:
0x04AC	0x1E7F    SUBS	R7, R7, #1
0x04AE	0xD1FD    BNE	L_main10
0x04B0	0xBF00    NOP
0x04B2	0xBF00    NOP
0x04B4	0xBF00    NOP
;EXTI_ex.c, 70 :: 		GPIOA_ODR = 0x00000000;
0x04B6	0x2100    MOVS	R1, #0
0x04B8	0x484D    LDR	R0, [PC, #308]
0x04BA	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 71 :: 		delay_ms(dly);
0x04BC	0xF24707FE  MOVW	R7, #28926
0x04C0	0xF2C00702  MOVT	R7, #2
0x04C4	0xBF00    NOP
0x04C6	0xBF00    NOP
L_main12:
0x04C8	0x1E7F    SUBS	R7, R7, #1
0x04CA	0xD1FD    BNE	L_main12
0x04CC	0xBF00    NOP
0x04CE	0xBF00    NOP
0x04D0	0xBF00    NOP
;EXTI_ex.c, 72 :: 		break;
0x04D2	0xE08A    B	L_main8
;EXTI_ex.c, 74 :: 		case 2:
L_main14:
;EXTI_ex.c, 76 :: 		GPIOA_ODR = 0x00000020;
0x04D4	0x2120    MOVS	R1, #32
0x04D6	0x4846    LDR	R0, [PC, #280]
0x04D8	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 77 :: 		delay_ms(dly);
0x04DA	0xF24707FE  MOVW	R7, #28926
0x04DE	0xF2C00702  MOVT	R7, #2
0x04E2	0xBF00    NOP
0x04E4	0xBF00    NOP
L_main15:
0x04E6	0x1E7F    SUBS	R7, R7, #1
0x04E8	0xD1FD    BNE	L_main15
0x04EA	0xBF00    NOP
0x04EC	0xBF00    NOP
0x04EE	0xBF00    NOP
;EXTI_ex.c, 78 :: 		GPIOA_ODR = 0x00000000;
0x04F0	0x2100    MOVS	R1, #0
0x04F2	0x483F    LDR	R0, [PC, #252]
0x04F4	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 79 :: 		delay_ms(dly);
0x04F6	0xF24707FE  MOVW	R7, #28926
0x04FA	0xF2C00702  MOVT	R7, #2
0x04FE	0xBF00    NOP
0x0500	0xBF00    NOP
L_main17:
0x0502	0x1E7F    SUBS	R7, R7, #1
0x0504	0xD1FD    BNE	L_main17
0x0506	0xBF00    NOP
0x0508	0xBF00    NOP
0x050A	0xBF00    NOP
;EXTI_ex.c, 80 :: 		break;
0x050C	0xE06D    B	L_main8
;EXTI_ex.c, 82 :: 		case 3:
L_main19:
;EXTI_ex.c, 84 :: 		GPIOA_ODR = 0x00000040;
0x050E	0x2140    MOVS	R1, #64
0x0510	0x4837    LDR	R0, [PC, #220]
0x0512	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 85 :: 		delay_ms(dly);
0x0514	0xF24707FE  MOVW	R7, #28926
0x0518	0xF2C00702  MOVT	R7, #2
0x051C	0xBF00    NOP
0x051E	0xBF00    NOP
L_main20:
0x0520	0x1E7F    SUBS	R7, R7, #1
0x0522	0xD1FD    BNE	L_main20
0x0524	0xBF00    NOP
0x0526	0xBF00    NOP
0x0528	0xBF00    NOP
;EXTI_ex.c, 86 :: 		GPIOA_ODR = 0x00000000;
0x052A	0x2100    MOVS	R1, #0
0x052C	0x4830    LDR	R0, [PC, #192]
0x052E	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 87 :: 		delay_ms(dly);
0x0530	0xF24707FE  MOVW	R7, #28926
0x0534	0xF2C00702  MOVT	R7, #2
0x0538	0xBF00    NOP
0x053A	0xBF00    NOP
L_main22:
0x053C	0x1E7F    SUBS	R7, R7, #1
0x053E	0xD1FD    BNE	L_main22
0x0540	0xBF00    NOP
0x0542	0xBF00    NOP
0x0544	0xBF00    NOP
;EXTI_ex.c, 88 :: 		break;
0x0546	0xE050    B	L_main8
;EXTI_ex.c, 90 :: 		case 4:
L_main24:
;EXTI_ex.c, 92 :: 		GPIOA_ODR = 0x00000080;
0x0548	0x2180    MOVS	R1, #128
0x054A	0x4829    LDR	R0, [PC, #164]
0x054C	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 93 :: 		delay_ms(dly);
0x054E	0xF24707FE  MOVW	R7, #28926
0x0552	0xF2C00702  MOVT	R7, #2
0x0556	0xBF00    NOP
0x0558	0xBF00    NOP
L_main25:
0x055A	0x1E7F    SUBS	R7, R7, #1
0x055C	0xD1FD    BNE	L_main25
0x055E	0xBF00    NOP
0x0560	0xBF00    NOP
0x0562	0xBF00    NOP
;EXTI_ex.c, 94 :: 		GPIOA_ODR = 0x00000000;
0x0564	0x2100    MOVS	R1, #0
0x0566	0x4822    LDR	R0, [PC, #136]
0x0568	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 95 :: 		delay_ms(dly);
0x056A	0xF24707FE  MOVW	R7, #28926
0x056E	0xF2C00702  MOVT	R7, #2
0x0572	0xBF00    NOP
0x0574	0xBF00    NOP
L_main27:
0x0576	0x1E7F    SUBS	R7, R7, #1
0x0578	0xD1FD    BNE	L_main27
0x057A	0xBF00    NOP
0x057C	0xBF00    NOP
0x057E	0xBF00    NOP
;EXTI_ex.c, 96 :: 		break;
0x0580	0xE033    B	L_main8
;EXTI_ex.c, 98 :: 		case 5:
L_main29:
;EXTI_ex.c, 100 :: 		GPIOA_ODR = 0x00000050;
0x0582	0x2150    MOVS	R1, #80
0x0584	0x481A    LDR	R0, [PC, #104]
0x0586	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 101 :: 		delay_ms(dly);
0x0588	0xF24707FE  MOVW	R7, #28926
0x058C	0xF2C00702  MOVT	R7, #2
0x0590	0xBF00    NOP
0x0592	0xBF00    NOP
L_main30:
0x0594	0x1E7F    SUBS	R7, R7, #1
0x0596	0xD1FD    BNE	L_main30
0x0598	0xBF00    NOP
0x059A	0xBF00    NOP
0x059C	0xBF00    NOP
;EXTI_ex.c, 102 :: 		GPIOA_ODR = 0x000000A0;
0x059E	0x21A0    MOVS	R1, #160
0x05A0	0x4813    LDR	R0, [PC, #76]
0x05A2	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 103 :: 		delay_ms(dly);
0x05A4	0xF24707FE  MOVW	R7, #28926
0x05A8	0xF2C00702  MOVT	R7, #2
0x05AC	0xBF00    NOP
0x05AE	0xBF00    NOP
L_main32:
0x05B0	0x1E7F    SUBS	R7, R7, #1
0x05B2	0xD1FD    BNE	L_main32
0x05B4	0xBF00    NOP
0x05B6	0xBF00    NOP
0x05B8	0xBF00    NOP
;EXTI_ex.c, 104 :: 		break;
0x05BA	0xE016    B	L_main8
;EXTI_ex.c, 106 :: 		}
L_main7:
0x05BC	0x480D    LDR	R0, [PC, #52]
0x05BE	0x7800    LDRB	R0, [R0, #0]
0x05C0	0x2801    CMP	R0, #1
0x05C2	0xF43FAF6A  BEQ	L_main9
0x05C6	0x480B    LDR	R0, [PC, #44]
0x05C8	0x7800    LDRB	R0, [R0, #0]
0x05CA	0x2802    CMP	R0, #2
0x05CC	0xF43FAF82  BEQ	L_main14
0x05D0	0x4808    LDR	R0, [PC, #32]
0x05D2	0x7800    LDRB	R0, [R0, #0]
0x05D4	0x2803    CMP	R0, #3
0x05D6	0xF43FAF9A  BEQ	L_main19
0x05DA	0x4806    LDR	R0, [PC, #24]
0x05DC	0x7800    LDRB	R0, [R0, #0]
0x05DE	0x2804    CMP	R0, #4
0x05E0	0xD0B2    BEQ	L_main24
0x05E2	0x4804    LDR	R0, [PC, #16]
0x05E4	0x7800    LDRB	R0, [R0, #0]
0x05E6	0x2805    CMP	R0, #5
0x05E8	0xD0CB    BEQ	L_main29
L_main8:
;EXTI_ex.c, 107 :: 		}
0x05EA	0xE755    B	L_main5
;EXTI_ex.c, 108 :: 		}
L_end_main:
L__main_end_loop:
0x05EC	0xE7FE    B	L__main_end_loop
0x05EE	0xBF00    NOP
0x05F0	0x080C4001  	GPIOA_ODR+0
0x05F4	0x00002000  	_s+0
; end of _main
_setup:
;EXTI_ex.c, 40 :: 		void setup()
0x0258	0xB081    SUB	SP, SP, #4
0x025A	0xF8CDE000  STR	LR, [SP, #0]
;EXTI_ex.c, 42 :: 		RCC_APB2ENR = 0x00000045;
0x025E	0x2145    MOVS	R1, #69
0x0260	0x4814    LDR	R0, [PC, #80]
0x0262	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 43 :: 		GPIOA_CRL = 0x22220000;
0x0264	0x4914    LDR	R1, [PC, #80]
0x0266	0x4815    LDR	R0, [PC, #84]
0x0268	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 44 :: 		GPIOE_CRH = 0x88888000;
0x026A	0x4915    LDR	R1, [PC, #84]
0x026C	0x4815    LDR	R0, [PC, #84]
0x026E	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 45 :: 		GPIOE_ODR = 0x0000F800;
0x0270	0xF64F0100  MOVW	R1, #63488
0x0274	0x4814    LDR	R0, [PC, #80]
0x0276	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 46 :: 		GPIOA_ODR = 0x000000F0;
0x0278	0x21F0    MOVS	R1, #240
0x027A	0x4814    LDR	R0, [PC, #80]
0x027C	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 48 :: 		AFIO_EXTICR3 = 0x00004000;
0x027E	0xF2440100  MOVW	R1, #16384
0x0282	0x4813    LDR	R0, [PC, #76]
0x0284	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 49 :: 		AFIO_EXTICR4 = 0x00004444;
0x0286	0xF2444144  MOVW	R1, #17476
0x028A	0x4812    LDR	R0, [PC, #72]
0x028C	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 50 :: 		EXTI_FTSR = 0x0000F800;
0x028E	0xF64F0100  MOVW	R1, #63488
0x0292	0x4811    LDR	R0, [PC, #68]
0x0294	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 51 :: 		EXTI_IMR = 0x0000F800;
0x0296	0xF64F0100  MOVW	R1, #63488
0x029A	0x4810    LDR	R0, [PC, #64]
0x029C	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 53 :: 		NVIC_IntEnable(IVT_INT_EXTI15_10);
0x029E	0xF2400038  MOVW	R0, #56
0x02A2	0xF7FFFF45  BL	_NVIC_IntEnable+0
;EXTI_ex.c, 54 :: 		EnableInterrupts();
0x02A6	0xF7FFFF7F  BL	_EnableInterrupts+0
;EXTI_ex.c, 55 :: 		}
L_end_setup:
0x02AA	0xF8DDE000  LDR	LR, [SP, #0]
0x02AE	0xB001    ADD	SP, SP, #4
0x02B0	0x4770    BX	LR
0x02B2	0xBF00    NOP
0x02B4	0x10184002  	RCC_APB2ENR+0
0x02B8	0x00002222  	#572653568
0x02BC	0x08004001  	GPIOA_CRL+0
0x02C0	0x80008888  	#-2004320256
0x02C4	0x18044001  	GPIOE_CRH+0
0x02C8	0x180C4001  	GPIOE_ODR+0
0x02CC	0x080C4001  	GPIOA_ODR+0
0x02D0	0x00104001  	AFIO_EXTICR3+0
0x02D4	0x00144001  	AFIO_EXTICR4+0
0x02D8	0x040C4001  	EXTI_FTSR+0
0x02DC	0x04004001  	EXTI_IMR+0
; end of _setup
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 149 :: 		
; ivt start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 161 :: 		
0x0132	0x2804    CMP	R0, #4
0x0134	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 166 :: 		
0x0136	0x4919    LDR	R1, [PC, #100]
0x0138	0x6809    LDR	R1, [R1, #0]
0x013A	0xF4413280  ORR	R2, R1, #65536
0x013E	0x4917    LDR	R1, [PC, #92]
0x0140	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 167 :: 		
0x0142	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_101_102_103.c, 168 :: 		
; ivt start address is: 0 (R0)
0x0144	0x2805    CMP	R0, #5
0x0146	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 173 :: 		
0x0148	0x4914    LDR	R1, [PC, #80]
0x014A	0x6809    LDR	R1, [R1, #0]
0x014C	0xF4413200  ORR	R2, R1, #131072
0x0150	0x4912    LDR	R1, [PC, #72]
0x0152	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 174 :: 		
0x0154	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_101_102_103.c, 175 :: 		
; ivt start address is: 0 (R0)
0x0156	0x2806    CMP	R0, #6
0x0158	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 180 :: 		
0x015A	0x4910    LDR	R1, [PC, #64]
0x015C	0x6809    LDR	R1, [R1, #0]
0x015E	0xF4412280  ORR	R2, R1, #262144
0x0162	0x490E    LDR	R1, [PC, #56]
0x0164	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 181 :: 		
0x0166	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_101_102_103.c, 182 :: 		
; ivt start address is: 0 (R0)
0x0168	0x280F    CMP	R0, #15
0x016A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 187 :: 		
0x016C	0x490C    LDR	R1, [PC, #48]
0x016E	0x6809    LDR	R1, [R1, #0]
0x0170	0xF0410202  ORR	R2, R1, #2
0x0174	0x490A    LDR	R1, [PC, #40]
0x0176	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 188 :: 		
0x0178	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_101_102_103.c, 189 :: 		
; ivt start address is: 0 (R0)
0x017A	0x2810    CMP	R0, #16
0x017C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_101_102_103.c, 194 :: 		
0x017E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0182	0x0961    LSRS	R1, R4, #5
0x0184	0x008A    LSLS	R2, R1, #2
0x0186	0x4907    LDR	R1, [PC, #28]
0x0188	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 195 :: 		
0x018A	0xF004021F  AND	R2, R4, #31
0x018E	0xF04F0101  MOV	R1, #1
0x0192	0x4091    LSLS	R1, R2
0x0194	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 196 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_101_102_103.c, 197 :: 		
L_end_NVIC_IntEnable:
0x0196	0xB001    ADD	SP, SP, #4
0x0198	0x4770    BX	LR
0x019A	0xBF00    NOP
0x019C	0xED24E000  	NVIC_SHCSR+0
0x01A0	0xE010E000  	NVIC_SYSTICKCSR+0
0x01A4	0xE100E000  	NVIC_SETENA0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_101_102_103.c, 100 :: 		
0x01A8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 103 :: 		
0x01AA	0xF3EF8C10  MRS	R12, #16
0x01AE	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_101_102_103.c, 104 :: 		
0x01B0	0xB662    CPSIE	i
;__Lib_System_101_102_103.c, 106 :: 		
; result end address is: 0 (R0)
;__Lib_System_101_102_103.c, 107 :: 		
L_end_EnableInterrupts:
0x01B2	0xB001    ADD	SP, SP, #4
0x01B4	0x4770    BX	LR
; end of _EnableInterrupts
___CC2DW:
;__Lib_System_101_102_103.c, 21 :: 		
0x0244	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 23 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 24 :: 		
0x0246	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 25 :: 		
0x024A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 26 :: 		
0x024E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 27 :: 		
0x0252	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 29 :: 		
L_end___CC2DW:
0x0254	0xB001    ADD	SP, SP, #4
0x0256	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 63 :: 		
0x0208	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 65 :: 		
0x020A	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 66 :: 		
0x020E	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 67 :: 		
0x0212	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 68 :: 		
0x0216	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 69 :: 		
0x0218	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 70 :: 		
0x021C	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 71 :: 		
0x021E	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 72 :: 		
0x0220	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 73 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 74 :: 		
0x0222	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 75 :: 		
0x0226	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x022A	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x022C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 78 :: 		
0x0230	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 79 :: 		
0x0232	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 80 :: 		
0x0234	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 81 :: 		
0x0238	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 82 :: 		
0x023C	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
L_norep:
;__Lib_System_101_102_103.c, 85 :: 		
L_end___FillZeros:
0x023E	0xB001    ADD	SP, SP, #4
0x0240	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 333 :: 		
0x0394	0xB082    SUB	SP, SP, #8
0x0396	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 336 :: 		
; ulRCC_CR start address is: 8 (R2)
0x039A	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 337 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x039C	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 338 :: 		
; Fosc_kHz start address is: 4 (R1)
0x039E	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 345 :: 		
0x03A0	0xF64B3080  MOVW	R0, #48000
0x03A4	0x4281    CMP	R1, R0
0x03A6	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC228
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 346 :: 		
0x03A8	0x4832    LDR	R0, [PC, #200]
0x03AA	0x6800    LDR	R0, [R0, #0]
0x03AC	0xF0400102  ORR	R1, R0, #2
0x03B0	0x4830    LDR	R0, [PC, #192]
0x03B2	0x6001    STR	R1, [R0, #0]
0x03B4	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC229
L___Lib_System_101_102_103_InitialSetUpRCCRCC228:
;__Lib_System_101_102_103.c, 347 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03B6	0xF64550C0  MOVW	R0, #24000
0x03BA	0x4281    CMP	R1, R0
0x03BC	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 348 :: 		
0x03BE	0x482D    LDR	R0, [PC, #180]
0x03C0	0x6800    LDR	R0, [R0, #0]
0x03C2	0xF0400101  ORR	R1, R0, #1
0x03C6	0x482B    LDR	R0, [PC, #172]
0x03C8	0x6001    STR	R1, [R0, #0]
0x03CA	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
L___Lib_System_101_102_103_InitialSetUpRCCRCC230:
;__Lib_System_101_102_103.c, 350 :: 		
0x03CC	0x4829    LDR	R0, [PC, #164]
0x03CE	0x6801    LDR	R1, [R0, #0]
0x03D0	0xF06F0007  MVN	R0, #7
0x03D4	0x4001    ANDS	R1, R0
0x03D6	0x4827    LDR	R0, [PC, #156]
0x03D8	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
L___Lib_System_101_102_103_InitialSetUpRCCRCC229:
;__Lib_System_101_102_103.c, 352 :: 		
0x03DA	0xF7FFFEED  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 354 :: 		
0x03DE	0x4826    LDR	R0, [PC, #152]
0x03E0	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 355 :: 		
0x03E2	0x4826    LDR	R0, [PC, #152]
0x03E4	0xEA020100  AND	R1, R2, R0, LSL #0
0x03E8	0x4825    LDR	R0, [PC, #148]
0x03EA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x03EC	0xF0020001  AND	R0, R2, #1
0x03F0	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x03F2	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 358 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x03F4	0x4822    LDR	R0, [PC, #136]
0x03F6	0x6800    LDR	R0, [R0, #0]
0x03F8	0xF0000002  AND	R0, R0, #2
0x03FC	0x2800    CMP	R0, #0
0x03FE	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
;__Lib_System_101_102_103.c, 359 :: 		
0x0400	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 360 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0402	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 357 :: 		
0x0404	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 360 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 362 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0406	0xF4023080  AND	R0, R2, #65536
0x040A	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 363 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x040C	0x481C    LDR	R0, [PC, #112]
0x040E	0x6800    LDR	R0, [R0, #0]
0x0410	0xF4003000  AND	R0, R0, #131072
0x0414	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 364 :: 		
0x0416	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 365 :: 		
0x0418	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x041A	0x460A    MOV	R2, R1
0x041C	0x9901    LDR	R1, [SP, #4]
0x041E	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 362 :: 		
0x0420	0x9101    STR	R1, [SP, #4]
0x0422	0x4611    MOV	R1, R2
0x0424	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 365 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 367 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0426	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x042A	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 368 :: 		
0x042C	0x4814    LDR	R0, [PC, #80]
0x042E	0x6800    LDR	R0, [R0, #0]
0x0430	0xF0407180  ORR	R1, R0, #16777216
0x0434	0x4812    LDR	R0, [PC, #72]
0x0436	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0438	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 369 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
0x043A	0x4811    LDR	R0, [PC, #68]
0x043C	0x6800    LDR	R0, [R0, #0]
0x043E	0xF0007000  AND	R0, R0, #33554432
0x0442	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 370 :: 		
0x0444	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 371 :: 		
0x0446	0x460A    MOV	R2, R1
0x0448	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 367 :: 		
;__Lib_System_101_102_103.c, 371 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 374 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
; ulRCC_CFGR start address is: 8 (R2)
0x044A	0x480B    LDR	R0, [PC, #44]
0x044C	0x6800    LDR	R0, [R0, #0]
0x044E	0xF000010C  AND	R1, R0, #12
0x0452	0x0090    LSLS	R0, R2, #2
0x0454	0xF000000C  AND	R0, R0, #12
0x0458	0x4281    CMP	R1, R0
0x045A	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
;__Lib_System_101_102_103.c, 375 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x045C	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 377 :: 		
L_end_InitialSetUpRCCRCC2:
0x045E	0xF8DDE000  LDR	LR, [SP, #0]
0x0462	0xB002    ADD	SP, SP, #8
0x0464	0x4770    BX	LR
0x0466	0xBF00    NOP
0x0468	0x00810000  	#129
0x046C	0x00000000  	#0
0x0470	0x1F400000  	#8000
0x0474	0x20004002  	FLASH_ACR+0
0x0478	0x10044002  	RCC_CFGR+0
0x047C	0xFFFF000F  	#1048575
0x0480	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 312 :: 		
0x01B8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 315 :: 		
0x01BA	0x480F    LDR	R0, [PC, #60]
0x01BC	0x6800    LDR	R0, [R0, #0]
0x01BE	0xF0400101  ORR	R1, R0, #1
0x01C2	0x480D    LDR	R0, [PC, #52]
0x01C4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 318 :: 		
0x01C6	0x490D    LDR	R1, [PC, #52]
0x01C8	0x480D    LDR	R0, [PC, #52]
0x01CA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 321 :: 		
0x01CC	0x480A    LDR	R0, [PC, #40]
0x01CE	0x6801    LDR	R1, [R0, #0]
0x01D0	0x480C    LDR	R0, [PC, #48]
0x01D2	0x4001    ANDS	R1, R0
0x01D4	0x4808    LDR	R0, [PC, #32]
0x01D6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 324 :: 		
0x01D8	0x4807    LDR	R0, [PC, #28]
0x01DA	0x6801    LDR	R1, [R0, #0]
0x01DC	0xF46F2080  MVN	R0, #262144
0x01E0	0x4001    ANDS	R1, R0
0x01E2	0x4805    LDR	R0, [PC, #20]
0x01E4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 327 :: 		
0x01E6	0x4806    LDR	R0, [PC, #24]
0x01E8	0x6801    LDR	R1, [R0, #0]
0x01EA	0xF46F00FE  MVN	R0, #8323072
0x01EE	0x4001    ANDS	R1, R0
0x01F0	0x4803    LDR	R0, [PC, #12]
0x01F2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 331 :: 		
L_end_SystemClockSetDefault:
0x01F4	0xB001    ADD	SP, SP, #4
0x01F6	0x4770    BX	LR
0x01F8	0x10004002  	RCC_CR+0
0x01FC	0x0000F8FF  	#-117506048
0x0200	0x10044002  	RCC_CFGR+0
0x0204	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 379 :: 		
0x0380	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 380 :: 		
0x0382	0x4902    LDR	R1, [PC, #8]
0x0384	0x4802    LDR	R0, [PC, #8]
0x0386	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 381 :: 		
L_end_InitialSetUpFosc:
0x0388	0xB001    ADD	SP, SP, #4
0x038A	0x4770    BX	LR
0x038C	0x1F400000  	#8000
0x0390	0x00042000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 262 :: 		
0x02E0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 263 :: 		
L___GenExcept24:
0x02E2	0xE7FE    B	L___GenExcept24
;__Lib_System_101_102_103.c, 264 :: 		
L_end___GenExcept:
0x02E4	0xB001    ADD	SP, SP, #4
0x02E6	0x4770    BX	LR
; end of ___GenExcept
0x05F8	0xB500    PUSH	(R14)
0x05FA	0xF8DFB014  LDR	R11, [PC, #20]
0x05FE	0xF8DFA014  LDR	R10, [PC, #20]
0x0602	0xF8DFC014  LDR	R12, [PC, #20]
0x0606	0xF7FFFE1D  BL	580
0x060A	0xBD00    POP	(R15)
0x060C	0x4770    BX	LR
0x060E	0xBF00    NOP
0x0610	0x00002000  	#536870912
0x0614	0x00012000  	#536870913
0x0618	0x01B60000  	#438
0x0678	0xB500    PUSH	(R14)
0x067A	0xF8DFB010  LDR	R11, [PC, #16]
0x067E	0xF8DFA010  LDR	R10, [PC, #16]
0x0682	0xF7FFFDC1  BL	520
0x0686	0xBD00    POP	(R15)
0x0688	0x4770    BX	LR
0x068A	0xBF00    NOP
0x068C	0x00002000  	#536870912
0x0690	0x00082000  	#536870920
_external_interrupt:
;EXTI_ex.c, 10 :: 		ics ICS_AUTO
;EXTI_ex.c, 12 :: 		if((EXTI_PR & 0x00000800) != 0)
0x02E8	0x4823    LDR	R0, [PC, #140]
0x02EA	0x6800    LDR	R0, [R0, #0]
0x02EC	0xF4006000  AND	R0, R0, #2048
0x02F0	0xB140    CBZ	R0, L_external_interrupt0
;EXTI_ex.c, 14 :: 		s = 1;
0x02F2	0x2101    MOVS	R1, #1
0x02F4	0x4821    LDR	R0, [PC, #132]
0x02F6	0x7001    STRB	R1, [R0, #0]
;EXTI_ex.c, 15 :: 		EXTI_PR |= 0x00000800;
0x02F8	0x481F    LDR	R0, [PC, #124]
0x02FA	0x6800    LDR	R0, [R0, #0]
0x02FC	0xF4406100  ORR	R1, R0, #2048
0x0300	0x481D    LDR	R0, [PC, #116]
0x0302	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 16 :: 		}
L_external_interrupt0:
;EXTI_ex.c, 17 :: 		if((EXTI_PR & 0x00001000) != 0)
0x0304	0x481C    LDR	R0, [PC, #112]
0x0306	0x6800    LDR	R0, [R0, #0]
0x0308	0xF4005080  AND	R0, R0, #4096
0x030C	0xB140    CBZ	R0, L_external_interrupt1
;EXTI_ex.c, 19 :: 		s = 2;
0x030E	0x2102    MOVS	R1, #2
0x0310	0x481A    LDR	R0, [PC, #104]
0x0312	0x7001    STRB	R1, [R0, #0]
;EXTI_ex.c, 20 :: 		EXTI_PR |= 0x00001000;
0x0314	0x4818    LDR	R0, [PC, #96]
0x0316	0x6800    LDR	R0, [R0, #0]
0x0318	0xF4405180  ORR	R1, R0, #4096
0x031C	0x4816    LDR	R0, [PC, #88]
0x031E	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 21 :: 		}
L_external_interrupt1:
;EXTI_ex.c, 22 :: 		if((EXTI_PR & 0x00002000) != 0)
0x0320	0x4815    LDR	R0, [PC, #84]
0x0322	0x6800    LDR	R0, [R0, #0]
0x0324	0xF4005000  AND	R0, R0, #8192
0x0328	0xB140    CBZ	R0, L_external_interrupt2
;EXTI_ex.c, 24 :: 		s = 3;
0x032A	0x2103    MOVS	R1, #3
0x032C	0x4813    LDR	R0, [PC, #76]
0x032E	0x7001    STRB	R1, [R0, #0]
;EXTI_ex.c, 25 :: 		EXTI_PR |= 0x00002000;
0x0330	0x4811    LDR	R0, [PC, #68]
0x0332	0x6800    LDR	R0, [R0, #0]
0x0334	0xF4405100  ORR	R1, R0, #8192
0x0338	0x480F    LDR	R0, [PC, #60]
0x033A	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 26 :: 		}
L_external_interrupt2:
;EXTI_ex.c, 27 :: 		if((EXTI_PR & 0x00004000) != 0)
0x033C	0x480E    LDR	R0, [PC, #56]
0x033E	0x6800    LDR	R0, [R0, #0]
0x0340	0xF4004080  AND	R0, R0, #16384
0x0344	0xB140    CBZ	R0, L_external_interrupt3
;EXTI_ex.c, 29 :: 		s = 4;
0x0346	0x2104    MOVS	R1, #4
0x0348	0x480C    LDR	R0, [PC, #48]
0x034A	0x7001    STRB	R1, [R0, #0]
;EXTI_ex.c, 30 :: 		EXTI_PR |= 0x00004000;
0x034C	0x480A    LDR	R0, [PC, #40]
0x034E	0x6800    LDR	R0, [R0, #0]
0x0350	0xF4404180  ORR	R1, R0, #16384
0x0354	0x4808    LDR	R0, [PC, #32]
0x0356	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 31 :: 		}
L_external_interrupt3:
;EXTI_ex.c, 32 :: 		if((EXTI_PR & 0x00008000) != 0)
0x0358	0x4807    LDR	R0, [PC, #28]
0x035A	0x6800    LDR	R0, [R0, #0]
0x035C	0xF4004000  AND	R0, R0, #32768
0x0360	0xB140    CBZ	R0, L_external_interrupt4
;EXTI_ex.c, 34 :: 		s = 5;
0x0362	0x2105    MOVS	R1, #5
0x0364	0x4805    LDR	R0, [PC, #20]
0x0366	0x7001    STRB	R1, [R0, #0]
;EXTI_ex.c, 35 :: 		EXTI_PR |= 0x00008000;
0x0368	0x4803    LDR	R0, [PC, #12]
0x036A	0x6800    LDR	R0, [R0, #0]
0x036C	0xF4404100  ORR	R1, R0, #32768
0x0370	0x4801    LDR	R0, [PC, #4]
0x0372	0x6001    STR	R1, [R0, #0]
;EXTI_ex.c, 36 :: 		}
L_external_interrupt4:
;EXTI_ex.c, 37 :: 		}
L_end_external_interrupt:
0x0374	0x4770    BX	LR
0x0376	0xBF00    NOP
0x0378	0x04144001  	EXTI_PR+0
0x037C	0x00002000  	_s+0
; end of _external_interrupt
;EXTI_ex.c,0 :: ?ICS_s [1]
0x01B6	0x00 ;?ICS_s+0
; end of ?ICS_s
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [120]    _NVIC_IntEnable
0x01A8      [14]    _EnableInterrupts
0x01B8      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0208      [58]    ___FillZeros
0x0244      [20]    ___CC2DW
0x0258     [136]    _setup
0x02E0       [8]    ___GenExcept
0x02E8     [152]    _external_interrupt
0x0380      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0394     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x0484     [372]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    _s
0x20000004       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x01B6       [1]    ?ICS_s
