{"top":"global.complex_mem_pond_rolled",
"namespaces":{
  "global":{
    "modules":{
      "complex_mem_pond_rolled":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_cgra_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_pond_stencil":{
            "modref":"global.input_pond_stencil_ub"
          },
          "kernel_cgra_stencil":{
            "modref":"global.kernel_cgra_stencil_ub"
          },
          "kernel_pond_stencil":{
            "modref":"global.kernel_pond_stencil_ub"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U14"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[28352],"cycle_stride":[1,8,32],"dimensionality":3,"extent":[8,4,4]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U13"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U15"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_cgra_stencil_exe_start":{
            "modref":"global.op_hcompute_input_cgra_stencil_exe_start_pt__U23"
          },
          "op_hcompute_input_cgra_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U21"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,8,48],"dimensionality":3,"extent":[8,6,6]}},"mode":"lake"}
          },
          "op_hcompute_input_cgra_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_cgra_stencil_read_start":{
            "modref":"global.op_hcompute_input_cgra_stencil_read_start_pt__U22"
          },
          "op_hcompute_input_cgra_stencil_write_start":{
            "modref":"global.op_hcompute_input_cgra_stencil_write_start_pt__U24"
          },
          "op_hcompute_input_pond_stencil":{
            "modref":"global.cu_op_hcompute_input_pond_stencil"
          },
          "op_hcompute_kernel_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil"
          },
          "op_hcompute_kernel_cgra_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel_cgra_stencil_exe_start_pt__U18"
          },
          "op_hcompute_kernel_cgra_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U16"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,8,64,192],"dimensionality":4,"extent":[8,8,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_cgra_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_cgra_stencil_read_start":{
            "modref":"global.op_hcompute_kernel_cgra_stencil_read_start_pt__U17"
          },
          "op_hcompute_kernel_cgra_stencil_write_start":{
            "modref":"global.op_hcompute_kernel_cgra_stencil_write_start_pt__U19"
          },
          "op_hcompute_kernel_pond_stencil":{
            "modref":"global.cu_op_hcompute_kernel_pond_stencil"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_pond_stencil":{
            "modref":"global.cu_op_hcompute_output_pond_stencil"
          },
          "op_hcompute_output_pond_stencil_1":{
            "modref":"global.cu_op_hcompute_output_pond_stencil_1"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_pond_stencil":{
            "modref":"global.output_pond_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U20.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read.0","_U20.in"],
          ["self.clk","_U25.clk"],
          ["self.input_host_stencil_op_hcompute_input_cgra_stencil_read.0","_U25.in"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["op_hcompute_input_pond_stencil.input_cgra_stencil_op_hcompute_input_pond_stencil_read","input_cgra_stencil.op_hcompute_input_pond_stencil_read"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_pond_stencil.clk"],
          ["op_hcompute_input_pond_stencil.input_pond_stencil_op_hcompute_input_pond_stencil_write","input_pond_stencil.op_hcompute_input_pond_stencil_write"],
          ["op_hcompute_output_pond_stencil_1.input_pond_stencil_op_hcompute_output_pond_stencil_1_read","input_pond_stencil.op_hcompute_output_pond_stencil_1_read"],
          ["self.reset","input_pond_stencil.reset"],
          ["self.clk","kernel_cgra_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_write"],
          ["op_hcompute_kernel_pond_stencil.kernel_cgra_stencil_op_hcompute_kernel_pond_stencil_read","kernel_cgra_stencil.op_hcompute_kernel_pond_stencil_read"],
          ["self.reset","kernel_cgra_stencil.reset"],
          ["self.clk","kernel_pond_stencil.clk"],
          ["op_hcompute_kernel_pond_stencil.kernel_pond_stencil_op_hcompute_kernel_pond_stencil_write","kernel_pond_stencil.op_hcompute_kernel_pond_stencil_write"],
          ["op_hcompute_output_pond_stencil_1.kernel_pond_stencil_op_hcompute_output_pond_stencil_1_read","kernel_pond_stencil.op_hcompute_output_pond_stencil_1_read"],
          ["self.reset","kernel_pond_stencil.reset"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["output_cgra_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_cgra_stencil_op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.input_host_stencil_op_hcompute_input_cgra_stencil_read","op_hcompute_input_cgra_stencil.input_host_stencil_op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_cgra_stencil_port_controller.stencil_valid","op_hcompute_input_cgra_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_cgra_stencil_port_controller.clk"],
          ["op_hcompute_input_cgra_stencil_port_controller_clk_en_const.out","op_hcompute_input_cgra_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_cgra_stencil_port_controller.flush"],
          ["op_hcompute_input_cgra_stencil_port_controller_clk_en_const.out","op_hcompute_input_cgra_stencil_port_controller.rst_n"],
          ["op_hcompute_input_cgra_stencil_read_start.in","op_hcompute_input_cgra_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_cgra_stencil_write_start.in","op_hcompute_input_cgra_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_op_hcompute_input_cgra_stencil_read_en","op_hcompute_input_cgra_stencil_read_start.out"],
          ["self.clk","op_hcompute_input_pond_stencil.clk"],
          ["self.clk","op_hcompute_kernel_cgra_stencil.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read","op_hcompute_kernel_cgra_stencil.kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read"],
          ["op_hcompute_kernel_cgra_stencil_port_controller.stencil_valid","op_hcompute_kernel_cgra_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel_cgra_stencil_port_controller.clk"],
          ["op_hcompute_kernel_cgra_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_cgra_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_cgra_stencil_port_controller.flush"],
          ["op_hcompute_kernel_cgra_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_cgra_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel_cgra_stencil_read_start.in","op_hcompute_kernel_cgra_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel_cgra_stencil_write_start.in","op_hcompute_kernel_cgra_stencil_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read_en","op_hcompute_kernel_cgra_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel_pond_stencil.clk"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_op_hcompute_output_cgra_stencil_write"],
          ["output_pond_stencil.op_hcompute_output_cgra_stencil_read","op_hcompute_output_cgra_stencil.output_pond_stencil_op_hcompute_output_cgra_stencil_read"],
          ["self.clk","op_hcompute_output_pond_stencil.clk"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_write","op_hcompute_output_pond_stencil.output_pond_stencil_op_hcompute_output_pond_stencil_write"],
          ["self.clk","op_hcompute_output_pond_stencil_1.clk"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_1_read","op_hcompute_output_pond_stencil_1.output_pond_stencil_op_hcompute_output_pond_stencil_1_read"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_1_write","op_hcompute_output_pond_stencil_1.output_pond_stencil_op_hcompute_output_pond_stencil_1_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_pond_stencil.clk"],
          ["self.reset","output_pond_stencil.reset"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_output_cgra_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_input_cgra_stencil"
          }
        },
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_cgra_stencil_read.0","inner_compute.in0_input_host_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0","inner_compute.out_input_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_pond_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_input_pond_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_pond_stencil_op_hcompute_input_pond_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_input_pond_stencil"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_input_pond_stencil_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_pond_stencil_op_hcompute_input_pond_stencil_write.0","inner_compute.out_input_pond_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_kernel_cgra_stencil"
          }
        },
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read.0","inner_compute.in0_kernel_host_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0","inner_compute.out_kernel_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_pond_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_cgra_stencil_op_hcompute_kernel_pond_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_pond_stencil_op_hcompute_kernel_pond_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_kernel_pond_stencil"
          }
        },
        "connections":[
          ["self.kernel_cgra_stencil_op_hcompute_kernel_pond_stencil_read.0","inner_compute.in0_kernel_cgra_stencil.0"],
          ["self.kernel_pond_stencil_op_hcompute_kernel_pond_stencil_write.0","inner_compute.out_kernel_pond_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_pond_stencil_op_hcompute_output_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil"
          }
        },
        "connections":[
          ["self.output_pond_stencil_op_hcompute_output_cgra_stencil_read.0","inner_compute.in0_output_pond_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_pond_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_pond_stencil"
          }
        },
        "connections":[
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_write.0","inner_compute.out_output_pond_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_pond_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_pond_stencil_op_hcompute_output_pond_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_pond_stencil_op_hcompute_output_pond_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_pond_stencil_1"
          }
        },
        "connections":[
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_1_read.0","inner_compute.in0_input_pond_stencil.0"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_1_read.0","inner_compute.in1_kernel_pond_stencil.0"],
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_1_read.0","inner_compute.in2_output_pond_stencil.0"],
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_1_write.0","inner_compute.out_output_pond_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_pond_stencil":{
        "type":["Record",[
          ["out_input_pond_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_pond_stencil","self.in0_input_cgra_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_pond_stencil":{
        "type":["Record",[
          ["out_kernel_pond_stencil",["Array",16,"Bit"]],
          ["in0_kernel_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_pond_stencil","self.in0_kernel_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_output_pond_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_output_pond_stencil.0"]
        ]
      },
      "hcompute_output_pond_stencil":{
        "type":["Record",[
          ["out_output_pond_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_pond_stencil","const_p0__677.out"]
        ]
      },
      "hcompute_output_pond_stencil_1":{
        "type":["Record",[
          ["out_output_pond_stencil",["Array",16,"Bit"]],
          ["in0_input_pond_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_kernel_pond_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_output_pond_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_output_pond_stencil_1_690_691":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_1_input_pond_stencil_1_690":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in2_output_pond_stencil.0","add_output_pond_stencil_1_690_691.in0"],
          ["mul_kernel_pond_stencil_1_input_pond_stencil_1_690.out","add_output_pond_stencil_1_690_691.in1"],
          ["self.out_output_pond_stencil","add_output_pond_stencil_1_690_691.out"],
          ["self.in1_kernel_pond_stencil.0","mul_kernel_pond_stencil_1_input_pond_stencil_1_690.in0"],
          ["self.in0_input_pond_stencil.0","mul_kernel_pond_stencil_1_input_pond_stencil_1_690.in1"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_pond_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_pond_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,8,48],"dimensionality":3,"extent":[2,6,6],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,12]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,8,48],"dimensionality":3,"extent":[8,6,6],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[574],"cycle_stride":[4,8,24,217,1736,6944],"dimensionality":6,"extent":[2,3,3,8,4,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,12,0,2,12],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,2,0]},"tb2out_0":{"cycle_starting_addr":[576],"cycle_stride":[1,8,24,217,1736,6944],"dimensionality":6,"extent":[8,3,3,8,4,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,8,0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_input_pond_stencil_read.0"],
          ["ub_input_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"]
        ]
      },
      "input_pond_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_pond_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_pond_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_pond_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_1_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "cgpl_ctrl_U2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[575],"cycle_stride":[217,1736,6944],"dimensionality":3,"extent":[8,4,4]}},"mode":"lake"}
          },
          "cgpl_ctrl_U2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_pond_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,8,24],"dimensionality":3,"extent":[2,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,6]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,8,24],"dimensionality":3,"extent":[8,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[143],"cycle_stride":[4,8,24],"dimensionality":3,"extent":[2,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,2,6],"write_data_starting_addr":[0],"write_data_stride":[1,2,2]},"tb2out_0":{"cycle_starting_addr":[145],"cycle_stride":[1,8,24],"dimensionality":3,"extent":[8,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,8]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_input_pond_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","cgpl_ctrl_U2.clk"],
          ["cgpl_ctrl_U2_clk_en_const.out","cgpl_ctrl_U2.clk_en"],
          ["self.reset","cgpl_ctrl_U2.flush"],
          ["cgpl_ctrl_U2_clk_en_const.out","cgpl_ctrl_U2.rst_n"],
          ["ub_input_pond_stencil_BANK_0.flush","cgpl_ctrl_U2.stencil_valid"],
          ["ub_input_pond_stencil_BANK_0.clk","self.clk"],
          ["ub_input_pond_stencil_BANK_0.data_in_0","self.op_hcompute_input_pond_stencil_write.0"],
          ["ub_input_pond_stencil_BANK_0.data_out_0","self.op_hcompute_output_pond_stencil_1_read.0"],
          ["ub_input_pond_stencil_BANK_0_clk_en_const.out","ub_input_pond_stencil_BANK_0.clk_en"],
          ["ub_input_pond_stencil_BANK_0_clk_en_const.out","ub_input_pond_stencil_BANK_0.rst_n"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_pond_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_pond_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_kernel_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,8,64,192],"dimensionality":4,"extent":[2,8,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16,48]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,8,64,192],"dimensionality":4,"extent":[8,8,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,8,24,217,1736,6944],"dimensionality":6,"extent":[2,3,3,8,4,4],"read_data_starting_addr":[0],"read_data_stride":[1,16,48,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2,0,0]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,8,24,217,1736,6944],"dimensionality":6,"extent":[8,3,3,8,4,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8,0,0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_kernel_pond_stencil_read.0"],
          ["ub_kernel_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.rst_n"]
        ]
      },
      "kernel_pond_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_pond_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_pond_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_pond_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_1_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "cgpl_ctrl_U6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[647],"cycle_stride":[217,1736,6944],"dimensionality":3,"extent":[8,4,4]}},"mode":"lake"}
          },
          "cgpl_ctrl_U6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_pond_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,8,24],"dimensionality":3,"extent":[2,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,6]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,8,24],"dimensionality":3,"extent":[8,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[71],"cycle_stride":[4,8,24],"dimensionality":3,"extent":[2,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,2,6],"write_data_starting_addr":[0],"write_data_stride":[1,2,2]},"tb2out_0":{"cycle_starting_addr":[73],"cycle_stride":[1,8,24],"dimensionality":3,"extent":[8,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,8]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","cgpl_ctrl_U6.clk"],
          ["cgpl_ctrl_U6_clk_en_const.out","cgpl_ctrl_U6.clk_en"],
          ["self.reset","cgpl_ctrl_U6.flush"],
          ["cgpl_ctrl_U6_clk_en_const.out","cgpl_ctrl_U6.rst_n"],
          ["ub_kernel_pond_stencil_BANK_0.flush","cgpl_ctrl_U6.stencil_valid"],
          ["ub_kernel_pond_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_0.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_0.data_out_0","self.op_hcompute_output_pond_stencil_1_read.0"],
          ["ub_kernel_pond_stencil_BANK_0_clk_en_const.out","ub_kernel_pond_stencil_BANK_0.clk_en"],
          ["ub_kernel_pond_stencil_BANK_0_clk_en_const.out","ub_kernel_pond_stencil_BANK_0.rst_n"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U14":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U13":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U15":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_cgra_stencil_exe_start_pt__U23":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_cgra_stencil_read_start_pt__U22":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_cgra_stencil_write_start_pt__U24":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_cgra_stencil_exe_start_pt__U18":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_cgra_stencil_read_start_pt__U17":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_cgra_stencil_write_start_pt__U19":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1445],"cycle_stride":[868,1736,6944],"dimensionality":3,"extent":[2,4,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8]},"in2agg_0":{"cycle_starting_addr":[793],"cycle_stride":[217,1736,6944],"dimensionality":3,"extent":[8,4,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[28350],"cycle_stride":[4,8,32],"dimensionality":3,"extent":[2,4,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[28352],"cycle_stride":[1,8,32],"dimensionality":3,"extent":[8,4,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"]
        ]
      },
      "output_pond_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_pond_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_pond_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_pond_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_pond_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_pond_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "cgpl_ctrl_U10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U11"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[719],"cycle_stride":[217,1736,6944],"dimensionality":3,"extent":[8,4,4]}},"mode":"lake"}
          },
          "cgpl_ctrl_U10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_pond_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U9"], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[1],"cycle_stride":[1],"dimensionality":1,"extent":[72],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2regfile_1":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"regfile2out_0":{"cycle_starting_addr":[73],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0]},"regfile2out_1":{"cycle_starting_addr":[1],"cycle_stride":[1],"dimensionality":1,"extent":[72],"read_data_starting_addr":[0],"read_data_stride":[0]}},"drive_by_cgpl_ctrl":true,"mode":"pond"}
          },
          "ub_output_pond_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","cgpl_ctrl_U10.clk"],
          ["cgpl_ctrl_U10_clk_en_const.out","cgpl_ctrl_U10.clk_en"],
          ["self.reset","cgpl_ctrl_U10.flush"],
          ["cgpl_ctrl_U10_clk_en_const.out","cgpl_ctrl_U10.rst_n"],
          ["ub_output_pond_stencil_BANK_0.flush","cgpl_ctrl_U10.stencil_valid"],
          ["ub_output_pond_stencil_BANK_0.clk","self.clk"],
          ["ub_output_pond_stencil_BANK_0.data_out_pond_0","self.op_hcompute_output_cgra_stencil_read.0"],
          ["ub_output_pond_stencil_BANK_0.data_out_pond_1","self.op_hcompute_output_pond_stencil_1_read.0"],
          ["ub_output_pond_stencil_BANK_0.data_in_pond_0","self.op_hcompute_output_pond_stencil_1_write.0"],
          ["ub_output_pond_stencil_BANK_0.data_in_pond_1","self.op_hcompute_output_pond_stencil_write.0"],
          ["ub_output_pond_stencil_BANK_0_clk_en_const.out","ub_output_pond_stencil_BANK_0.clk_en"],
          ["ub_output_pond_stencil_BANK_0_clk_en_const.out","ub_output_pond_stencil_BANK_0.rst_n"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
