{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 11:18:19 2019 " "Info: Processing started: Sat Nov 30 11:18:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BX -c BX --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BX -c BX --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|SEL_Q\[1\] " "Warning: Node \"mo:inst19\|SEL_Q\[1\]\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "zongxian:inst1\|data\[0\] " "Warning: Node \"zongxian:inst1\|data\[0\]\" is a latch" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|SEL_ACC\[1\] " "Warning: Node \"mo:inst19\|SEL_ACC\[1\]\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|SEL_ACC\[0\] " "Warning: Node \"mo:inst19\|SEL_ACC\[0\]\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s10_856 " "Warning: Node \"mo:inst19\|NEXTSTATE.s10_856\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|SEL_C\[1\] " "Warning: Node \"mo:inst19\|SEL_C\[1\]\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|SEL_C\[0\] " "Warning: Node \"mo:inst19\|SEL_C\[0\]\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s13_772 " "Warning: Node \"mo:inst19\|NEXTSTATE.s13_772\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s8_912 " "Warning: Node \"mo:inst19\|NEXTSTATE.s8_912\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s7_940 " "Warning: Node \"mo:inst19\|NEXTSTATE.s7_940\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s5_996 " "Warning: Node \"mo:inst19\|NEXTSTATE.s5_996\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s15_716 " "Warning: Node \"mo:inst19\|NEXTSTATE.s15_716\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s3_1052 " "Warning: Node \"mo:inst19\|NEXTSTATE.s3_1052\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s6_968 " "Warning: Node \"mo:inst19\|NEXTSTATE.s6_968\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s2_1080 " "Warning: Node \"mo:inst19\|NEXTSTATE.s2_1080\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s0_1136 " "Warning: Node \"mo:inst19\|NEXTSTATE.s0_1136\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "zongxian:inst1\|data\[7\] " "Warning: Node \"zongxian:inst1\|data\[7\]\" is a latch" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "zongxian:inst1\|data\[5\] " "Warning: Node \"zongxian:inst1\|data\[5\]\" is a latch" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "zongxian:inst1\|data\[6\] " "Warning: Node \"zongxian:inst1\|data\[6\]\" is a latch" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s4_1024 " "Warning: Node \"mo:inst19\|NEXTSTATE.s4_1024\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|SEL_DATA\[0\] " "Warning: Node \"mo:inst19\|SEL_DATA\[0\]\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|SEL_DATA\[1\] " "Warning: Node \"mo:inst19\|SEL_DATA\[1\]\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|LOAD_BX " "Warning: Node \"mo:inst19\|LOAD_BX\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s14_744 " "Warning: Node \"mo:inst19\|NEXTSTATE.s14_744\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s1_1108 " "Warning: Node \"mo:inst19\|NEXTSTATE.s1_1108\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|LOAD_PC " "Warning: Node \"mo:inst19\|LOAD_PC\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s12_800 " "Warning: Node \"mo:inst19\|NEXTSTATE.s12_800\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "zongxian:inst1\|data\[4\] " "Warning: Node \"zongxian:inst1\|data\[4\]\" is a latch" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mo:inst19\|NEXTSTATE.s11_828 " "Warning: Node \"mo:inst19\|NEXTSTATE.s11_828\" is a latch" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "zongxian:inst1\|data\[2\] " "Warning: Node \"zongxian:inst1\|data\[2\]\" is a latch" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "zongxian:inst1\|data\[3\] " "Warning: Node \"zongxian:inst1\|data\[3\]\" is a latch" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "zongxian:inst1\|data\[1\] " "Warning: Node \"zongxian:inst1\|data\[1\]\" is a latch" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 112 144 312 128 "CP" "" } } } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "76 " "Warning: Found 76 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "zongxian:inst1\|data\[1\] " "Info: Detected ripple clock \"zongxian:inst1\|data\[1\]\" as buffer" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "zongxian:inst1\|data\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "zongxian:inst1\|data\[3\] " "Info: Detected ripple clock \"zongxian:inst1\|data\[3\]\" as buffer" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "zongxian:inst1\|data\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "zongxian:inst1\|data\[2\] " "Info: Detected ripple clock \"zongxian:inst1\|data\[2\]\" as buffer" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "zongxian:inst1\|data\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "zongxian:inst1\|data\[4\] " "Info: Detected ripple clock \"zongxian:inst1\|data\[4\]\" as buffer" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "zongxian:inst1\|data\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "zongxian:inst1\|data\[6\] " "Info: Detected ripple clock \"zongxian:inst1\|data\[6\]\" as buffer" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "zongxian:inst1\|data\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "zongxian:inst1\|data\[5\] " "Info: Detected ripple clock \"zongxian:inst1\|data\[5\]\" as buffer" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "zongxian:inst1\|data\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "zongxian:inst1\|data\[7\] " "Info: Detected ripple clock \"zongxian:inst1\|data\[7\]\" as buffer" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "zongxian:inst1\|data\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "zongxian:inst1\|data\[0\] " "Info: Detected ripple clock \"zongxian:inst1\|data\[0\]\" as buffer" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "zongxian:inst1\|data\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|SEL_Q\[1\] " "Info: Detected ripple clock \"mo:inst19\|SEL_Q\[1\]\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|SEL_Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CX:inst13\|CX_output\[2\] " "Info: Detected ripple clock \"CX:inst13\|CX_output\[2\]\" as buffer" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "CX:inst13\|CX_output\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CX:inst13\|CX_output\[1\] " "Info: Detected ripple clock \"CX:inst13\|CX_output\[1\]\" as buffer" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "CX:inst13\|CX_output\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CX:inst13\|CX_output\[3\] " "Info: Detected ripple clock \"CX:inst13\|CX_output\[3\]\" as buffer" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "CX:inst13\|CX_output\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~197 " "Info: Detected gated clock \"alu:inst12\|Add4~197\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~197" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Sel_Q:inst15\|output\[2\]~99 " "Info: Detected gated clock \"Sel_Q:inst15\|output\[2\]~99\" as buffer" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sel_Q:inst15\|output\[2\]~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACC:inst10\|ACC_output\[2\] " "Info: Detected ripple clock \"ACC:inst10\|ACC_output\[2\]\" as buffer" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC:inst10\|ACC_output\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~193 " "Info: Detected gated clock \"alu:inst12\|Add4~193\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~193" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Sel_Q:inst15\|output\[1\]~100 " "Info: Detected gated clock \"Sel_Q:inst15\|output\[1\]~100\" as buffer" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sel_Q:inst15\|output\[1\]~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACC:inst10\|ACC_output\[1\] " "Info: Detected ripple clock \"ACC:inst10\|ACC_output\[1\]\" as buffer" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC:inst10\|ACC_output\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CX:inst13\|CX_output\[6\] " "Info: Detected ripple clock \"CX:inst13\|CX_output\[6\]\" as buffer" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "CX:inst13\|CX_output\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~201 " "Info: Detected gated clock \"alu:inst12\|Add4~201\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~201" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Sel_Q:inst15\|output\[3\]~98 " "Info: Detected gated clock \"Sel_Q:inst15\|output\[3\]~98\" as buffer" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sel_Q:inst15\|output\[3\]~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACC:inst10\|ACC_output\[3\] " "Info: Detected ripple clock \"ACC:inst10\|ACC_output\[3\]\" as buffer" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC:inst10\|ACC_output\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CX:inst13\|CX_output\[4\] " "Info: Detected ripple clock \"CX:inst13\|CX_output\[4\]\" as buffer" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "CX:inst13\|CX_output\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CX:inst13\|CX_output\[7\] " "Info: Detected ripple clock \"CX:inst13\|CX_output\[7\]\" as buffer" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "CX:inst13\|CX_output\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CX:inst13\|CX_output\[5\] " "Info: Detected ripple clock \"CX:inst13\|CX_output\[5\]\" as buffer" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "CX:inst13\|CX_output\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~200 " "Info: Detected gated clock \"alu:inst12\|Add4~200\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~200" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~204 " "Info: Detected gated clock \"alu:inst12\|Add4~204\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~204" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~196 " "Info: Detected gated clock \"alu:inst12\|Add4~196\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~196" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~221 " "Info: Detected gated clock \"alu:inst12\|Add4~221\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~221" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~213 " "Info: Detected gated clock \"alu:inst12\|Add4~213\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~213" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Sel_Q:inst15\|output\[6\]~103 " "Info: Detected gated clock \"Sel_Q:inst15\|output\[6\]~103\" as buffer" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sel_Q:inst15\|output\[6\]~103" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACC:inst10\|ACC_output\[6\] " "Info: Detected ripple clock \"ACC:inst10\|ACC_output\[6\]\" as buffer" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC:inst10\|ACC_output\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~205 " "Info: Detected gated clock \"alu:inst12\|Add4~205\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~205" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Sel_Q:inst15\|output\[4\]~97 " "Info: Detected gated clock \"Sel_Q:inst15\|output\[4\]~97\" as buffer" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sel_Q:inst15\|output\[4\]~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACC:inst10\|ACC_output\[4\] " "Info: Detected ripple clock \"ACC:inst10\|ACC_output\[4\]\" as buffer" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC:inst10\|ACC_output\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~217 " "Info: Detected gated clock \"alu:inst12\|Add4~217\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~217" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Sel_Q:inst15\|output\[7\]~104 " "Info: Detected gated clock \"Sel_Q:inst15\|output\[7\]~104\" as buffer" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sel_Q:inst15\|output\[7\]~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACC:inst10\|ACC_output\[7\] " "Info: Detected ripple clock \"ACC:inst10\|ACC_output\[7\]\" as buffer" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC:inst10\|ACC_output\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~209 " "Info: Detected gated clock \"alu:inst12\|Add4~209\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~209" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Sel_Q:inst15\|output\[5\]~102 " "Info: Detected gated clock \"Sel_Q:inst15\|output\[5\]~102\" as buffer" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sel_Q:inst15\|output\[5\]~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACC:inst10\|ACC_output\[5\] " "Info: Detected ripple clock \"ACC:inst10\|ACC_output\[5\]\" as buffer" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC:inst10\|ACC_output\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mo:inst19\|Selector24~22 " "Info: Detected gated clock \"mo:inst19\|Selector24~22\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|Selector24~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~216 " "Info: Detected gated clock \"alu:inst12\|Add4~216\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~216" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~208 " "Info: Detected gated clock \"alu:inst12\|Add4~208\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~208" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~220 " "Info: Detected gated clock \"alu:inst12\|Add4~220\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~220" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~212 " "Info: Detected gated clock \"alu:inst12\|Add4~212\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~212" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s12 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s12\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "zongxian:inst1\|data\[7\]~1919 " "Info: Detected gated clock \"zongxian:inst1\|data\[7\]~1919\" as buffer" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "zongxian:inst1\|data\[7\]~1919" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mo:inst19\|M_R~6 " "Info: Detected gated clock \"mo:inst19\|M_R~6\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 8 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|M_R~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s1 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s1\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s14 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s14\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mo:inst19\|WideOr27 " "Info: Detected gated clock \"mo:inst19\|WideOr27\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|WideOr27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s4 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s4\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mo:inst19\|WideOr19~13 " "Info: Detected gated clock \"mo:inst19\|WideOr19~13\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|WideOr19~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mo:inst19\|Selector67~88 " "Info: Detected gated clock \"mo:inst19\|Selector67~88\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|Selector67~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ir:inst9\|command\[1\] " "Info: Detected ripple clock \"ir:inst9\|command\[1\]\" as buffer" {  } { { "IR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/IR.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir:inst9\|command\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ir:inst9\|command\[0\] " "Info: Detected ripple clock \"ir:inst9\|command\[0\]\" as buffer" {  } { { "IR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/IR.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir:inst9\|command\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ir:inst9\|command\[2\] " "Info: Detected ripple clock \"ir:inst9\|command\[2\]\" as buffer" {  } { { "IR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/IR.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir:inst9\|command\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s2 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s2\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "zongxian:inst1\|data\[5\]~1905 " "Info: Detected gated clock \"zongxian:inst1\|data\[5\]~1905\" as buffer" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "zongxian:inst1\|data\[5\]~1905" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s6 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s6\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s0 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s0\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s3 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s3\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "zongxian:inst1\|data\[7\]~1906 " "Info: Detected gated clock \"zongxian:inst1\|data\[7\]~1906\" as buffer" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "zongxian:inst1\|data\[7\]~1906" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s5 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s5\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s7 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s7\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s8 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s8\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "zongxian:inst1\|data\[4\]~27 " "Info: Detected gated clock \"zongxian:inst1\|data\[4\]~27\" as buffer" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "zongxian:inst1\|data\[4\]~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s13 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s13\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mo:inst19\|WideOr38~1 " "Info: Detected gated clock \"mo:inst19\|WideOr38~1\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|WideOr38~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mo:inst19\|WideOr22~1 " "Info: Detected gated clock \"mo:inst19\|WideOr22~1\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|WideOr22~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "mo:inst19\|PRESENTSTATE.s10 " "Info: Detected ripple clock \"mo:inst19\|PRESENTSTATE.s10\" as buffer" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "mo:inst19\|PRESENTSTATE.s10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CX:inst13\|CX_output\[0\] " "Info: Detected ripple clock \"CX:inst13\|CX_output\[0\]\" as buffer" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "CX:inst13\|CX_output\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Sel_Q:inst15\|output\[0\]~101 " "Info: Detected gated clock \"Sel_Q:inst15\|output\[0\]~101\" as buffer" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sel_Q:inst15\|output\[0\]~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACC:inst10\|ACC_output\[0\] " "Info: Detected ripple clock \"ACC:inst10\|ACC_output\[0\]\" as buffer" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 17 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC:inst10\|ACC_output\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Add4~192 " "Info: Detected gated clock \"alu:inst12\|Add4~192\" as buffer" {  } { { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } } { "g:/quarters/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quarters/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Add4~192" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register mo:inst19\|SEL_DATA\[0\] register MDR:inst5\|MDR_output\[0\] 85.12 MHz 11.748 ns Internal " "Info: Clock \"CP\" has Internal fmax of 85.12 MHz between source register \"mo:inst19\|SEL_DATA\[0\]\" and destination register \"MDR:inst5\|MDR_output\[0\]\" (period= 11.748 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.165 ns + Longest register register " "Info: + Longest register to register delay is 1.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mo:inst19\|SEL_DATA\[0\] 1 REG LCCOMB_X17_Y15_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y15_N2; Fanout = 2; REG Node = 'mo:inst19\|SEL_DATA\[0\]'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "" { mo:inst19|SEL_DATA[0] } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.225 ns) 0.449 ns Sel_Data:inst4\|Equal0~13 2 COMB LCCOMB_X17_Y15_N4 8 " "Info: 2: + IC(0.224 ns) + CELL(0.225 ns) = 0.449 ns; Loc. = LCCOMB_X17_Y15_N4; Fanout = 8; COMB Node = 'Sel_Data:inst4\|Equal0~13'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { mo:inst19|SEL_DATA[0] Sel_Data:inst4|Equal0~13 } "NODE_NAME" } } { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.503 ns) 1.165 ns MDR:inst5\|MDR_output\[0\] 3 REG LCFF_X17_Y15_N9 67 " "Info: 3: + IC(0.213 ns) + CELL(0.503 ns) = 1.165 ns; Loc. = LCFF_X17_Y15_N9; Fanout = 67; REG Node = 'MDR:inst5\|MDR_output\[0\]'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { Sel_Data:inst4|Equal0~13 MDR:inst5|MDR_output[0] } "NODE_NAME" } } { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MDR .vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.728 ns ( 62.49 % ) " "Info: Total cell delay = 0.728 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.437 ns ( 37.51 % ) " "Info: Total interconnect delay = 0.437 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { mo:inst19|SEL_DATA[0] Sel_Data:inst4|Equal0~13 MDR:inst5|MDR_output[0] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "1.165 ns" { mo:inst19|SEL_DATA[0] {} Sel_Data:inst4|Equal0~13 {} MDR:inst5|MDR_output[0] {} } { 0.000ns 0.224ns 0.213ns } { 0.000ns 0.225ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.619 ns - Smallest " "Info: - Smallest clock skew is -4.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.463 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CP 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'CP'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 112 144 312 128 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CP~clkctrl 2 COMB CLKCTRL_G3 567 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 567; COMB Node = 'CP~clkctrl'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CP CP~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 112 144 312 128 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns MDR:inst5\|MDR_output\[0\] 3 REG LCFF_X17_Y15_N9 67 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X17_Y15_N9; Fanout = 67; REG Node = 'MDR:inst5\|MDR_output\[0\]'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { CP~clkctrl MDR:inst5|MDR_output[0] } "NODE_NAME" } } { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MDR .vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CP CP~clkctrl MDR:inst5|MDR_output[0] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CP {} CP~combout {} CP~clkctrl {} MDR:inst5|MDR_output[0] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.082 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 7.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CP 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'CP'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 112 144 312 128 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.712 ns) 2.806 ns mo:inst19\|PRESENTSTATE.s1 2 REG LCFF_X18_Y14_N23 3 " "Info: 2: + IC(1.240 ns) + CELL(0.712 ns) = 2.806 ns; Loc. = LCFF_X18_Y14_N23; Fanout = 3; REG Node = 'mo:inst19\|PRESENTSTATE.s1'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { CP mo:inst19|PRESENTSTATE.s1 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.225 ns) 3.261 ns mo:inst19\|M_R~6 3 COMB LCCOMB_X18_Y14_N2 11 " "Info: 3: + IC(0.230 ns) + CELL(0.225 ns) = 3.261 ns; Loc. = LCCOMB_X18_Y14_N2; Fanout = 11; COMB Node = 'mo:inst19\|M_R~6'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { mo:inst19|PRESENTSTATE.s1 mo:inst19|M_R~6 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.225 ns) 4.039 ns mo:inst19\|WideOr27 4 COMB LCCOMB_X17_Y15_N10 9 " "Info: 4: + IC(0.553 ns) + CELL(0.225 ns) = 4.039 ns; Loc. = LCCOMB_X17_Y15_N10; Fanout = 9; COMB Node = 'mo:inst19\|WideOr27'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { mo:inst19|M_R~6 mo:inst19|WideOr27 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.000 ns) 5.940 ns mo:inst19\|WideOr27~clkctrl 5 COMB CLKCTRL_G11 2 " "Info: 5: + IC(1.901 ns) + CELL(0.000 ns) = 5.940 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'mo:inst19\|WideOr27~clkctrl'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { mo:inst19|WideOr27 mo:inst19|WideOr27~clkctrl } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.225 ns) 7.082 ns mo:inst19\|SEL_DATA\[0\] 6 REG LCCOMB_X17_Y15_N2 2 " "Info: 6: + IC(0.917 ns) + CELL(0.225 ns) = 7.082 ns; Loc. = LCCOMB_X17_Y15_N2; Fanout = 2; REG Node = 'mo:inst19\|SEL_DATA\[0\]'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { mo:inst19|WideOr27~clkctrl mo:inst19|SEL_DATA[0] } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.241 ns ( 31.64 % ) " "Info: Total cell delay = 2.241 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.841 ns ( 68.36 % ) " "Info: Total interconnect delay = 4.841 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "7.082 ns" { CP mo:inst19|PRESENTSTATE.s1 mo:inst19|M_R~6 mo:inst19|WideOr27 mo:inst19|WideOr27~clkctrl mo:inst19|SEL_DATA[0] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "7.082 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s1 {} mo:inst19|M_R~6 {} mo:inst19|WideOr27 {} mo:inst19|WideOr27~clkctrl {} mo:inst19|SEL_DATA[0] {} } { 0.000ns 0.000ns 1.240ns 0.230ns 0.553ns 1.901ns 0.917ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CP CP~clkctrl MDR:inst5|MDR_output[0] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CP {} CP~combout {} CP~clkctrl {} MDR:inst5|MDR_output[0] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "7.082 ns" { CP mo:inst19|PRESENTSTATE.s1 mo:inst19|M_R~6 mo:inst19|WideOr27 mo:inst19|WideOr27~clkctrl mo:inst19|SEL_DATA[0] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "7.082 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s1 {} mo:inst19|M_R~6 {} mo:inst19|WideOr27 {} mo:inst19|WideOr27~clkctrl {} mo:inst19|SEL_DATA[0] {} } { 0.000ns 0.000ns 1.240ns 0.230ns 0.553ns 1.901ns 0.917ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MDR .vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } } { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MDR .vhd" 17 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { mo:inst19|SEL_DATA[0] Sel_Data:inst4|Equal0~13 MDR:inst5|MDR_output[0] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "1.165 ns" { mo:inst19|SEL_DATA[0] {} Sel_Data:inst4|Equal0~13 {} MDR:inst5|MDR_output[0] {} } { 0.000ns 0.224ns 0.213ns } { 0.000ns 0.225ns 0.503ns } "" } } { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CP CP~clkctrl MDR:inst5|MDR_output[0] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CP {} CP~combout {} CP~clkctrl {} MDR:inst5|MDR_output[0] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "7.082 ns" { CP mo:inst19|PRESENTSTATE.s1 mo:inst19|M_R~6 mo:inst19|WideOr27 mo:inst19|WideOr27~clkctrl mo:inst19|SEL_DATA[0] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "7.082 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s1 {} mo:inst19|M_R~6 {} mo:inst19|WideOr27 {} mo:inst19|WideOr27~clkctrl {} mo:inst19|SEL_DATA[0] {} } { 0.000ns 0.000ns 1.240ns 0.230ns 0.553ns 1.901ns 0.917ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 105 " "Warning: Circuit may not operate. Detected 105 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mo:inst19\|PRESENTSTATE.s12 mo:inst19\|LOAD_PC CP 3.894 ns " "Info: Found hold time violation between source  pin or register \"mo:inst19\|PRESENTSTATE.s12\" and destination pin or register \"mo:inst19\|LOAD_PC\" for clock \"CP\" (Hold time is 3.894 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.241 ns + Largest " "Info: + Largest clock skew is 5.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 7.953 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 7.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CP 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'CP'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 112 144 312 128 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.712 ns) 2.991 ns mo:inst19\|PRESENTSTATE.s5 2 REG LCFF_X19_Y14_N13 5 " "Info: 2: + IC(1.425 ns) + CELL(0.712 ns) = 2.991 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 5; REG Node = 'mo:inst19\|PRESENTSTATE.s5'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { CP mo:inst19|PRESENTSTATE.s5 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.228 ns) 3.585 ns zongxian:inst1\|data\[5\]~1905 3 COMB LCCOMB_X18_Y14_N24 2 " "Info: 3: + IC(0.366 ns) + CELL(0.228 ns) = 3.585 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 2; COMB Node = 'zongxian:inst1\|data\[5\]~1905'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { mo:inst19|PRESENTSTATE.s5 zongxian:inst1|data[5]~1905 } "NODE_NAME" } } { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.225 ns) 4.031 ns zongxian:inst1\|data\[7\]~1906 4 COMB LCCOMB_X18_Y14_N8 10 " "Info: 4: + IC(0.221 ns) + CELL(0.225 ns) = 4.031 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 10; COMB Node = 'zongxian:inst1\|data\[7\]~1906'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.446 ns" { zongxian:inst1|data[5]~1905 zongxian:inst1|data[7]~1906 } "NODE_NAME" } } { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.225 ns) 4.838 ns zongxian:inst1\|data\[7\]~1919 5 COMB LCCOMB_X18_Y13_N22 3 " "Info: 5: + IC(0.582 ns) + CELL(0.225 ns) = 4.838 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 3; COMB Node = 'zongxian:inst1\|data\[7\]~1919'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { zongxian:inst1|data[7]~1906 zongxian:inst1|data[7]~1919 } "NODE_NAME" } } { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.225 ns) 5.290 ns zongxian:inst1\|data\[5\] 6 REG LCCOMB_X18_Y13_N4 11 " "Info: 6: + IC(0.227 ns) + CELL(0.225 ns) = 5.290 ns; Loc. = LCCOMB_X18_Y13_N4; Fanout = 11; REG Node = 'zongxian:inst1\|data\[5\]'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { zongxian:inst1|data[7]~1919 zongxian:inst1|data[5] } "NODE_NAME" } } { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.346 ns) 5.905 ns Sel_Q:inst15\|output\[5\]~102 7 COMB LCCOMB_X18_Y13_N8 3 " "Info: 7: + IC(0.269 ns) + CELL(0.346 ns) = 5.905 ns; Loc. = LCCOMB_X18_Y13_N8; Fanout = 3; COMB Node = 'Sel_Q:inst15\|output\[5\]~102'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { zongxian:inst1|data[5] Sel_Q:inst15|output[5]~102 } "NODE_NAME" } } { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.309 ns) 6.752 ns alu:inst12\|Add4~213 8 COMB LCCOMB_X22_Y13_N10 2 " "Info: 8: + IC(0.538 ns) + CELL(0.309 ns) = 6.752 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'alu:inst12\|Add4~213'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { Sel_Q:inst15|output[5]~102 alu:inst12|Add4~213 } "NODE_NAME" } } { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.787 ns alu:inst12\|Add4~217 9 COMB LCCOMB_X22_Y13_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.787 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 2; COMB Node = 'alu:inst12\|Add4~217'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { alu:inst12|Add4~213 alu:inst12|Add4~217 } "NODE_NAME" } } { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.912 ns alu:inst12\|Add4~220 10 COMB LCCOMB_X22_Y13_N14 7 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 6.912 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 7; COMB Node = 'alu:inst12\|Add4~220'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { alu:inst12|Add4~217 alu:inst12|Add4~220 } "NODE_NAME" } } { "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quarters/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.357 ns) 7.703 ns mo:inst19\|Selector24~21 11 COMB LCCOMB_X23_Y13_N14 1 " "Info: 11: + IC(0.434 ns) + CELL(0.357 ns) = 7.703 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 1; COMB Node = 'mo:inst19\|Selector24~21'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { alu:inst12|Add4~220 mo:inst19|Selector24~21 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 7.953 ns mo:inst19\|LOAD_PC 12 REG LCCOMB_X23_Y13_N24 2 " "Info: 12: + IC(0.197 ns) + CELL(0.053 ns) = 7.953 ns; Loc. = LCCOMB_X23_Y13_N24; Fanout = 2; REG Node = 'mo:inst19\|LOAD_PC'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { mo:inst19|Selector24~21 mo:inst19|LOAD_PC } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.694 ns ( 46.45 % ) " "Info: Total cell delay = 3.694 ns ( 46.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.259 ns ( 53.55 % ) " "Info: Total interconnect delay = 4.259 ns ( 53.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CP mo:inst19|PRESENTSTATE.s5 zongxian:inst1|data[5]~1905 zongxian:inst1|data[7]~1906 zongxian:inst1|data[7]~1919 zongxian:inst1|data[5] Sel_Q:inst15|output[5]~102 alu:inst12|Add4~213 alu:inst12|Add4~217 alu:inst12|Add4~220 mo:inst19|Selector24~21 mo:inst19|LOAD_PC } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s5 {} zongxian:inst1|data[5]~1905 {} zongxian:inst1|data[7]~1906 {} zongxian:inst1|data[7]~1919 {} zongxian:inst1|data[5] {} Sel_Q:inst15|output[5]~102 {} alu:inst12|Add4~213 {} alu:inst12|Add4~217 {} alu:inst12|Add4~220 {} mo:inst19|Selector24~21 {} mo:inst19|LOAD_PC {} } { 0.000ns 0.000ns 1.425ns 0.366ns 0.221ns 0.582ns 0.227ns 0.269ns 0.538ns 0.000ns 0.000ns 0.434ns 0.197ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.225ns 0.225ns 0.225ns 0.346ns 0.309ns 0.035ns 0.125ns 0.357ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.712 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 2.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CP 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'CP'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 112 144 312 128 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.618 ns) 2.712 ns mo:inst19\|PRESENTSTATE.s12 2 REG LCFF_X18_Y14_N21 4 " "Info: 2: + IC(1.240 ns) + CELL(0.618 ns) = 2.712 ns; Loc. = LCFF_X18_Y14_N21; Fanout = 4; REG Node = 'mo:inst19\|PRESENTSTATE.s12'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { CP mo:inst19|PRESENTSTATE.s12 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 54.28 % ) " "Info: Total cell delay = 1.472 ns ( 54.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.240 ns ( 45.72 % ) " "Info: Total interconnect delay = 1.240 ns ( 45.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { CP mo:inst19|PRESENTSTATE.s12 } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s12 {} } { 0.000ns 0.000ns 1.240ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CP mo:inst19|PRESENTSTATE.s5 zongxian:inst1|data[5]~1905 zongxian:inst1|data[7]~1906 zongxian:inst1|data[7]~1919 zongxian:inst1|data[5] Sel_Q:inst15|output[5]~102 alu:inst12|Add4~213 alu:inst12|Add4~217 alu:inst12|Add4~220 mo:inst19|Selector24~21 mo:inst19|LOAD_PC } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s5 {} zongxian:inst1|data[5]~1905 {} zongxian:inst1|data[7]~1906 {} zongxian:inst1|data[7]~1919 {} zongxian:inst1|data[5] {} Sel_Q:inst15|output[5]~102 {} alu:inst12|Add4~213 {} alu:inst12|Add4~217 {} alu:inst12|Add4~220 {} mo:inst19|Selector24~21 {} mo:inst19|LOAD_PC {} } { 0.000ns 0.000ns 1.425ns 0.366ns 0.221ns 0.582ns 0.227ns 0.269ns 0.538ns 0.000ns 0.000ns 0.434ns 0.197ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.225ns 0.225ns 0.225ns 0.346ns 0.309ns 0.035ns 0.125ns 0.357ns 0.053ns } "" } } { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { CP mo:inst19|PRESENTSTATE.s12 } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s12 {} } { 0.000ns 0.000ns 1.240ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.253 ns - Shortest register register " "Info: - Shortest register to register delay is 1.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mo:inst19\|PRESENTSTATE.s12 1 REG LCFF_X18_Y14_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N21; Fanout = 4; REG Node = 'mo:inst19\|PRESENTSTATE.s12'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "" { mo:inst19|PRESENTSTATE.s12 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.228 ns) 1.253 ns mo:inst19\|LOAD_PC 2 REG LCCOMB_X23_Y13_N24 2 " "Info: 2: + IC(1.025 ns) + CELL(0.228 ns) = 1.253 ns; Loc. = LCCOMB_X23_Y13_N24; Fanout = 2; REG Node = 'mo:inst19\|LOAD_PC'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { mo:inst19|PRESENTSTATE.s12 mo:inst19|LOAD_PC } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 18.20 % ) " "Info: Total cell delay = 0.228 ns ( 18.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 81.80 % ) " "Info: Total interconnect delay = 1.025 ns ( 81.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { mo:inst19|PRESENTSTATE.s12 mo:inst19|LOAD_PC } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "1.253 ns" { mo:inst19|PRESENTSTATE.s12 {} mo:inst19|LOAD_PC {} } { 0.000ns 1.025ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 8 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CP mo:inst19|PRESENTSTATE.s5 zongxian:inst1|data[5]~1905 zongxian:inst1|data[7]~1906 zongxian:inst1|data[7]~1919 zongxian:inst1|data[5] Sel_Q:inst15|output[5]~102 alu:inst12|Add4~213 alu:inst12|Add4~217 alu:inst12|Add4~220 mo:inst19|Selector24~21 mo:inst19|LOAD_PC } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s5 {} zongxian:inst1|data[5]~1905 {} zongxian:inst1|data[7]~1906 {} zongxian:inst1|data[7]~1919 {} zongxian:inst1|data[5] {} Sel_Q:inst15|output[5]~102 {} alu:inst12|Add4~213 {} alu:inst12|Add4~217 {} alu:inst12|Add4~220 {} mo:inst19|Selector24~21 {} mo:inst19|LOAD_PC {} } { 0.000ns 0.000ns 1.425ns 0.366ns 0.221ns 0.582ns 0.227ns 0.269ns 0.538ns 0.000ns 0.000ns 0.434ns 0.197ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.225ns 0.225ns 0.225ns 0.346ns 0.309ns 0.035ns 0.125ns 0.357ns 0.053ns } "" } } { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { CP mo:inst19|PRESENTSTATE.s12 } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s12 {} } { 0.000ns 0.000ns 1.240ns } { 0.000ns 0.854ns 0.618ns } "" } } { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { mo:inst19|PRESENTSTATE.s12 mo:inst19|LOAD_PC } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "1.253 ns" { mo:inst19|PRESENTSTATE.s12 {} mo:inst19|LOAD_PC {} } { 0.000ns 1.025ns } { 0.000ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "mainStore:inst\|tempOutput\[4\] reset CP 5.135 ns register " "Info: tsu for register \"mainStore:inst\|tempOutput\[4\]\" (data pin = \"reset\", clock pin = \"CP\") is 5.135 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.519 ns + Longest pin register " "Info: + Longest pin to register delay is 7.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 4; PIN Node = 'reset'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { -96 -176 -8 -80 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.134 ns) + CELL(0.346 ns) 5.344 ns mainStore:inst\|tempOutput\[7\]~3065 2 COMB LCCOMB_X18_Y14_N0 8 " "Info: 2: + IC(4.134 ns) + CELL(0.346 ns) = 5.344 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 8; COMB Node = 'mainStore:inst\|tempOutput\[7\]~3065'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { reset mainStore:inst|tempOutput[7]~3065 } "NODE_NAME" } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.746 ns) 7.519 ns mainStore:inst\|tempOutput\[4\] 3 REG LCFF_X22_Y16_N25 2 " "Info: 3: + IC(1.429 ns) + CELL(0.746 ns) = 7.519 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 2; REG Node = 'mainStore:inst\|tempOutput\[4\]'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { mainStore:inst|tempOutput[7]~3065 mainStore:inst|tempOutput[4] } "NODE_NAME" } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.956 ns ( 26.01 % ) " "Info: Total cell delay = 1.956 ns ( 26.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.563 ns ( 73.99 % ) " "Info: Total interconnect delay = 5.563 ns ( 73.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "7.519 ns" { reset mainStore:inst|tempOutput[7]~3065 mainStore:inst|tempOutput[4] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "7.519 ns" { reset {} reset~combout {} mainStore:inst|tempOutput[7]~3065 {} mainStore:inst|tempOutput[4] {} } { 0.000ns 0.000ns 4.134ns 1.429ns } { 0.000ns 0.864ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.474 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CP 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'CP'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 112 144 312 128 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CP~clkctrl 2 COMB CLKCTRL_G3 567 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 567; COMB Node = 'CP~clkctrl'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CP CP~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 112 144 312 128 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns mainStore:inst\|tempOutput\[4\] 3 REG LCFF_X22_Y16_N25 2 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 2; REG Node = 'mainStore:inst\|tempOutput\[4\]'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { CP~clkctrl mainStore:inst|tempOutput[4] } "NODE_NAME" } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CP CP~clkctrl mainStore:inst|tempOutput[4] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CP {} CP~combout {} CP~clkctrl {} mainStore:inst|tempOutput[4] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "7.519 ns" { reset mainStore:inst|tempOutput[7]~3065 mainStore:inst|tempOutput[4] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "7.519 ns" { reset {} reset~combout {} mainStore:inst|tempOutput[7]~3065 {} mainStore:inst|tempOutput[4] {} } { 0.000ns 0.000ns 4.134ns 1.429ns } { 0.000ns 0.864ns 0.346ns 0.746ns } "" } } { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CP CP~clkctrl mainStore:inst|tempOutput[4] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CP {} CP~combout {} CP~clkctrl {} mainStore:inst|tempOutput[4] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP ACC_INPUT1\[2\] mo:inst19\|SEL_ACC\[1\] 12.009 ns register " "Info: tco from clock \"CP\" to destination pin \"ACC_INPUT1\[2\]\" through register \"mo:inst19\|SEL_ACC\[1\]\" is 12.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.181 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 6.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CP 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'CP'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 112 144 312 128 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.712 ns) 2.804 ns mo:inst19\|PRESENTSTATE.s8 2 REG LCFF_X17_Y14_N11 7 " "Info: 2: + IC(1.238 ns) + CELL(0.712 ns) = 2.804 ns; Loc. = LCFF_X17_Y14_N11; Fanout = 7; REG Node = 'mo:inst19\|PRESENTSTATE.s8'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { CP mo:inst19|PRESENTSTATE.s8 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.225 ns) 3.607 ns mo:inst19\|WideOr22~1 3 COMB LCCOMB_X19_Y14_N2 2 " "Info: 3: + IC(0.578 ns) + CELL(0.225 ns) = 3.607 ns; Loc. = LCCOMB_X19_Y14_N2; Fanout = 2; COMB Node = 'mo:inst19\|WideOr22~1'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { mo:inst19|PRESENTSTATE.s8 mo:inst19|WideOr22~1 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.000 ns) 5.067 ns mo:inst19\|WideOr22~1clkctrl 4 COMB CLKCTRL_G13 2 " "Info: 4: + IC(1.460 ns) + CELL(0.000 ns) = 5.067 ns; Loc. = CLKCTRL_G13; Fanout = 2; COMB Node = 'mo:inst19\|WideOr22~1clkctrl'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { mo:inst19|WideOr22~1 mo:inst19|WideOr22~1clkctrl } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.225 ns) 6.181 ns mo:inst19\|SEL_ACC\[1\] 5 REG LCCOMB_X17_Y14_N8 17 " "Info: 5: + IC(0.889 ns) + CELL(0.225 ns) = 6.181 ns; Loc. = LCCOMB_X17_Y14_N8; Fanout = 17; REG Node = 'mo:inst19\|SEL_ACC\[1\]'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { mo:inst19|WideOr22~1clkctrl mo:inst19|SEL_ACC[1] } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 32.62 % ) " "Info: Total cell delay = 2.016 ns ( 32.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.165 ns ( 67.38 % ) " "Info: Total interconnect delay = 4.165 ns ( 67.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "6.181 ns" { CP mo:inst19|PRESENTSTATE.s8 mo:inst19|WideOr22~1 mo:inst19|WideOr22~1clkctrl mo:inst19|SEL_ACC[1] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "6.181 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s8 {} mo:inst19|WideOr22~1 {} mo:inst19|WideOr22~1clkctrl {} mo:inst19|SEL_ACC[1] {} } { 0.000ns 0.000ns 1.238ns 0.578ns 1.460ns 0.889ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.828 ns + Longest register pin " "Info: + Longest register to pin delay is 5.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mo:inst19\|SEL_ACC\[1\] 1 REG LCCOMB_X17_Y14_N8 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y14_N8; Fanout = 17; REG Node = 'mo:inst19\|SEL_ACC\[1\]'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "" { mo:inst19|SEL_ACC[1] } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.346 ns) 1.986 ns Sel_ACC:inst11\|output\[2\]~646 2 COMB LCCOMB_X21_Y13_N30 1 " "Info: 2: + IC(1.640 ns) + CELL(0.346 ns) = 1.986 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 1; COMB Node = 'Sel_ACC:inst11\|output\[2\]~646'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { mo:inst19|SEL_ACC[1] Sel_ACC:inst11|output[2]~646 } "NODE_NAME" } } { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(1.932 ns) 5.828 ns ACC_INPUT1\[2\] 3 PIN PIN_G13 0 " "Info: 3: + IC(1.910 ns) + CELL(1.932 ns) = 5.828 ns; Loc. = PIN_G13; Fanout = 0; PIN Node = 'ACC_INPUT1\[2\]'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { Sel_ACC:inst11|output[2]~646 ACC_INPUT1[2] } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 624 1232 1421 640 "ACC_INPUT1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.278 ns ( 39.09 % ) " "Info: Total cell delay = 2.278 ns ( 39.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.550 ns ( 60.91 % ) " "Info: Total interconnect delay = 3.550 ns ( 60.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { mo:inst19|SEL_ACC[1] Sel_ACC:inst11|output[2]~646 ACC_INPUT1[2] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "5.828 ns" { mo:inst19|SEL_ACC[1] {} Sel_ACC:inst11|output[2]~646 {} ACC_INPUT1[2] {} } { 0.000ns 1.640ns 1.910ns } { 0.000ns 0.346ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "6.181 ns" { CP mo:inst19|PRESENTSTATE.s8 mo:inst19|WideOr22~1 mo:inst19|WideOr22~1clkctrl mo:inst19|SEL_ACC[1] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "6.181 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s8 {} mo:inst19|WideOr22~1 {} mo:inst19|WideOr22~1clkctrl {} mo:inst19|SEL_ACC[1] {} } { 0.000ns 0.000ns 1.238ns 0.578ns 1.460ns 0.889ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.225ns } "" } } { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { mo:inst19|SEL_ACC[1] Sel_ACC:inst11|output[2]~646 ACC_INPUT1[2] } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "5.828 ns" { mo:inst19|SEL_ACC[1] {} Sel_ACC:inst11|output[2]~646 {} ACC_INPUT1[2] {} } { 0.000ns 1.640ns 1.910ns } { 0.000ns 0.346ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "mo:inst19\|NEXTSTATE.s0_1136 reset CP 0.757 ns register " "Info: th for register \"mo:inst19\|NEXTSTATE.s0_1136\" (data pin = \"reset\", clock pin = \"CP\") is 0.757 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.571 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 6.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CP 1 CLK PIN_N20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'CP'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 112 144 312 128 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.712 ns) 2.991 ns mo:inst19\|PRESENTSTATE.s2 2 REG LCFF_X19_Y14_N17 16 " "Info: 2: + IC(1.425 ns) + CELL(0.712 ns) = 2.991 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 16; REG Node = 'mo:inst19\|PRESENTSTATE.s2'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { CP mo:inst19|PRESENTSTATE.s2 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.053 ns) 3.539 ns mo:inst19\|Selector67~88 3 COMB LCCOMB_X17_Y14_N4 1 " "Info: 3: + IC(0.495 ns) + CELL(0.053 ns) = 3.539 ns; Loc. = LCCOMB_X17_Y14_N4; Fanout = 1; COMB Node = 'mo:inst19\|Selector67~88'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { mo:inst19|PRESENTSTATE.s2 mo:inst19|Selector67~88 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.000 ns) 5.446 ns mo:inst19\|Selector67~88clkctrl 4 COMB CLKCTRL_G2 15 " "Info: 4: + IC(1.907 ns) + CELL(0.000 ns) = 5.446 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'mo:inst19\|Selector67~88clkctrl'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { mo:inst19|Selector67~88 mo:inst19|Selector67~88clkctrl } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.225 ns) 6.571 ns mo:inst19\|NEXTSTATE.s0_1136 5 REG LCCOMB_X18_Y14_N12 1 " "Info: 5: + IC(0.900 ns) + CELL(0.225 ns) = 6.571 ns; Loc. = LCCOMB_X18_Y14_N12; Fanout = 1; REG Node = 'mo:inst19\|NEXTSTATE.s0_1136'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { mo:inst19|Selector67~88clkctrl mo:inst19|NEXTSTATE.s0_1136 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 28.06 % ) " "Info: Total cell delay = 1.844 ns ( 28.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.727 ns ( 71.94 % ) " "Info: Total interconnect delay = 4.727 ns ( 71.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "6.571 ns" { CP mo:inst19|PRESENTSTATE.s2 mo:inst19|Selector67~88 mo:inst19|Selector67~88clkctrl mo:inst19|NEXTSTATE.s0_1136 } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "6.571 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s2 {} mo:inst19|Selector67~88 {} mo:inst19|Selector67~88clkctrl {} mo:inst19|NEXTSTATE.s0_1136 {} } { 0.000ns 0.000ns 1.425ns 0.495ns 1.907ns 0.900ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.814 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 4; PIN Node = 'reset'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { -96 -176 -8 -80 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.130 ns) + CELL(0.346 ns) 5.340 ns mo:inst19\|Selector66~25 2 COMB LCCOMB_X18_Y14_N16 1 " "Info: 2: + IC(4.130 ns) + CELL(0.346 ns) = 5.340 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 1; COMB Node = 'mo:inst19\|Selector66~25'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "4.476 ns" { reset mo:inst19|Selector66~25 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.228 ns) 5.814 ns mo:inst19\|NEXTSTATE.s0_1136 3 REG LCCOMB_X18_Y14_N12 1 " "Info: 3: + IC(0.246 ns) + CELL(0.228 ns) = 5.814 ns; Loc. = LCCOMB_X18_Y14_N12; Fanout = 1; REG Node = 'mo:inst19\|NEXTSTATE.s0_1136'" {  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { mo:inst19|Selector66~25 mo:inst19|NEXTSTATE.s0_1136 } "NODE_NAME" } } { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.438 ns ( 24.73 % ) " "Info: Total cell delay = 1.438 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.376 ns ( 75.27 % ) " "Info: Total interconnect delay = 4.376 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "5.814 ns" { reset mo:inst19|Selector66~25 mo:inst19|NEXTSTATE.s0_1136 } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "5.814 ns" { reset {} reset~combout {} mo:inst19|Selector66~25 {} mo:inst19|NEXTSTATE.s0_1136 {} } { 0.000ns 0.000ns 4.130ns 0.246ns } { 0.000ns 0.864ns 0.346ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "6.571 ns" { CP mo:inst19|PRESENTSTATE.s2 mo:inst19|Selector67~88 mo:inst19|Selector67~88clkctrl mo:inst19|NEXTSTATE.s0_1136 } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "6.571 ns" { CP {} CP~combout {} mo:inst19|PRESENTSTATE.s2 {} mo:inst19|Selector67~88 {} mo:inst19|Selector67~88clkctrl {} mo:inst19|NEXTSTATE.s0_1136 {} } { 0.000ns 0.000ns 1.425ns 0.495ns 1.907ns 0.900ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.225ns } "" } } { "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quarters/quartus/bin/TimingClosureFloorplan.fld" "" "5.814 ns" { reset mo:inst19|Selector66~25 mo:inst19|NEXTSTATE.s0_1136 } "NODE_NAME" } } { "g:/quarters/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quarters/quartus/bin/Technology_Viewer.qrui" "5.814 ns" { reset {} reset~combout {} mo:inst19|Selector66~25 {} mo:inst19|NEXTSTATE.s0_1136 {} } { 0.000ns 0.000ns 4.130ns 0.246ns } { 0.000ns 0.864ns 0.346ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Allocated 191 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 11:18:20 2019 " "Info: Processing ended: Sat Nov 30 11:18:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
