

================================================================
== Vivado HLS Report for 'doHist'
================================================================
* Date:           Mon Jul 10 17:02:29 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_9_Hist
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  307458|  307458|  307458|  307458|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     256|     256|         1|          -|          -|    256|    no    |
        |- Loop 2  |  307200|  307200|         4|          -|          -|  76800|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    121|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      36|     40|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    149|
|Register         |        -|      -|     111|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     147|    310|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+----+----+
    |         Instance        |         Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+-----------------------+---------+-------+----+----+
    |doHist_CRTL_BUS_s_axi_U  |doHist_CRTL_BUS_s_axi  |        0|      0|  36|  40|
    +-------------------------+-----------------------+---------+-------+----+----+
    |Total                    |                       |        0|      0|  36|  40|
    +-------------------------+-----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_130_p2                       |     +    |      0|  0|  15|           9|           1|
    |i_2_fu_147_p2                       |     +    |      0|  0|  24|          17|           1|
    |tmp_4_fu_162_p2                     |     +    |      0|  0|  39|          32|           1|
    |inStream_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_124_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |exitcond_fu_141_p2                  |   icmp   |      0|  0|  18|          17|          17|
    |inStream_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 121|          88|          33|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |histo_Addr_A_orig             |  21|          4|   32|        128|
    |histo_Din_A                   |  15|          3|   32|         96|
    |histo_WEN_A                   |   9|          2|    4|          8|
    |i1_reg_113                    |   9|          2|   17|         34|
    |i_reg_102                     |   9|          2|    9|         18|
    |inStream_TDATA_blk_n          |   9|          2|    1|          2|
    |inStream_V_data_V_0_data_out  |   9|          2|    8|         16|
    |inStream_V_data_V_0_state     |  15|          3|    2|          6|
    |inStream_V_dest_V_0_state     |  15|          3|    2|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 149|         30|  108|        321|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   6|   0|    6|          0|
    |histo_addr_1_reg_184           |   8|   0|    8|          0|
    |histo_load_reg_189             |  32|   0|   32|          0|
    |i1_reg_113                     |  17|   0|   17|          0|
    |i_2_reg_179                    |  17|   0|   17|          0|
    |i_reg_102                      |   9|   0|    9|          0|
    |inStream_V_data_V_0_payload_A  |   8|   0|    8|          0|
    |inStream_V_data_V_0_payload_B  |   8|   0|    8|          0|
    |inStream_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |inStream_V_data_V_0_state      |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state      |   2|   0|    2|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 111|   0|  111|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |      CRTL_BUS     |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |       doHist      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |       doHist      | return value |
|interrupt               | out |    1| ap_ctrl_hs |       doHist      | return value |
|inStream_TDATA          |  in |    8|    axis    | inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    | inStream_V_dest_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    | inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    | inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    1|    axis    | inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    1|    axis    | inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    | inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    | inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |  inStream_V_id_V  |    pointer   |
|histo_Addr_A            | out |   32|    bram    |       histo       |     array    |
|histo_EN_A              | out |    1|    bram    |       histo       |     array    |
|histo_WEN_A             | out |    4|    bram    |       histo       |     array    |
|histo_Din_A             | out |   32|    bram    |       histo       |     array    |
|histo_Dout_A            |  in |   32|    bram    |       histo       |     array    |
|histo_Clk_A             | out |    1|    bram    |       histo       |     array    |
|histo_Rst_A             | out |    1|    bram    |       histo       |     array    |
+------------------------+-----+-----+------------+-------------------+--------------+

