<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf PIN.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MAXPERIOD" name="Tpllper_CLKIN" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="clock/pll_base_inst/PLL_ADV/CLKIN1" logResource="clock/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clock/clkin1"/><twPinLimit anchorID="8" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="clock/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="clock/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y2.CLKFBOUT" clockNet="clock/clkfbout"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="23.948" period="25.000" constraintValue="25.000" deviceLimit="1.052" freqLimit="950.570" physResource="clock/pll_base_inst/PLL_ADV/CLKOUT1" logResource="clock/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="clock/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clock_clkout1 = PERIOD TIMEGRP &quot;clock_clkout1&quot; TS_clk_in / 1.6 HIGH 50%;</twConstName><twItemCnt>150680</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>104</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.272</twMinPer></twConstHead><twPathRptBanner iPaths="2927" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y74.ADDRA6), 2927 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.728</twSlack><twSrc BELType="FF">datapath1/IR_de/out_30_1</twSrc><twDest BELType="RAM">datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>15.420</twTotPathDel><twClkSkew dest = "1.951" src = "2.453">0.502</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath1/IR_de/out_30_1</twSrc><twDest BELType='RAM'>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X38Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>datapath1/IR_de/out_30_1</twComp><twBEL>datapath1/IR_de/out_30_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y143.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>datapath1/IR_de/out_30_1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/IR_de/out_31_1</twComp><twBEL>datapath1/dtoe/ctrlE/instr[31]_GND_12_o_equal_1_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.887</twDelInfo><twComp>datapath1/dtoe/ctrlE/instr[31]_GND_12_o_equal_1_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N511</twComp><twBEL>datapath1/dtoe/ctrlE/instr[31]_instr[20]_AND_4_o2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y146.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>datapath1/dtoe/ctrlE/instr[31]_instr[20]_AND_4_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y146.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>datapath1/pcbackorhe/Mmux_out4</twComp><twBEL>datapath1/dtoe/PCDout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y145.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>datapath1/dtoe/PCDout</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N571</twComp><twBEL>datapath1/dtoe/PCDout5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>datapath1/dtoe_PCDout</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/etom_writedata&lt;5&gt;</twComp><twBEL>datapath1/forwardrs_em/Mmux_dataout281_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y141.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>N484</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath1/im/temp3&lt;4&gt;</twComp><twBEL>datapath1/pcbackorhe/Mmux_out283</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y141.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>datapath1/pcbackorhe_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y141.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>datapath1/im/temp3&lt;4&gt;</twComp><twBEL>datapath1/im/Mmux_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y74.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>datapath1/im/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y74.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.690</twLogDel><twRouteDel>12.730</twRouteDel><twTotDel>15.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk2</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.928</twSlack><twSrc BELType="FF">datapath1/IR_de/out_30_1</twSrc><twDest BELType="RAM">datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>15.220</twTotPathDel><twClkSkew dest = "1.951" src = "2.453">0.502</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath1/IR_de/out_30_1</twSrc><twDest BELType='RAM'>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X38Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>datapath1/IR_de/out_30_1</twComp><twBEL>datapath1/IR_de/out_30_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y143.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>datapath1/IR_de/out_30_1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/IR_de/out_31_1</twComp><twBEL>datapath1/dtoe/ctrlE/instr[31]_GND_12_o_equal_1_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.887</twDelInfo><twComp>datapath1/dtoe/ctrlE/instr[31]_GND_12_o_equal_1_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N511</twComp><twBEL>datapath1/dtoe/ctrlE/instr[31]_instr[20]_AND_4_o2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y143.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>datapath1/dtoe/ctrlE/instr[31]_instr[20]_AND_4_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y143.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N511</twComp><twBEL>datapath1/dtoe/PCDout4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y145.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>datapath1/dtoe/PCDout3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N571</twComp><twBEL>datapath1/dtoe/PCDout5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>datapath1/dtoe_PCDout</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/etom_writedata&lt;5&gt;</twComp><twBEL>datapath1/forwardrs_em/Mmux_dataout281_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y141.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>N484</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath1/im/temp3&lt;4&gt;</twComp><twBEL>datapath1/pcbackorhe/Mmux_out283</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y141.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>datapath1/pcbackorhe_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y141.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>datapath1/im/temp3&lt;4&gt;</twComp><twBEL>datapath1/im/Mmux_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y74.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>datapath1/im/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y74.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>12.463</twRouteDel><twTotDel>15.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk2</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.532</twSlack><twSrc BELType="FF">datapath1/IR_de/out_31_1</twSrc><twDest BELType="RAM">datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>14.644</twTotPathDel><twClkSkew dest = "1.951" src = "2.425">0.474</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath1/IR_de/out_31_1</twSrc><twDest BELType='RAM'>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X24Y143.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>datapath1/IR_de/out_31_1</twComp><twBEL>datapath1/IR_de/out_31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y143.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>datapath1/IR_de/out_31_1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/IR_de/out_31_1</twComp><twBEL>datapath1/dtoe/ctrlE/instr[31]_GND_12_o_equal_1_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.887</twDelInfo><twComp>datapath1/dtoe/ctrlE/instr[31]_GND_12_o_equal_1_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N511</twComp><twBEL>datapath1/dtoe/ctrlE/instr[31]_instr[20]_AND_4_o2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y146.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>datapath1/dtoe/ctrlE/instr[31]_instr[20]_AND_4_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y146.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>datapath1/pcbackorhe/Mmux_out4</twComp><twBEL>datapath1/dtoe/PCDout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y145.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>datapath1/dtoe/PCDout</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N571</twComp><twBEL>datapath1/dtoe/PCDout5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>datapath1/dtoe_PCDout</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/etom_writedata&lt;5&gt;</twComp><twBEL>datapath1/forwardrs_em/Mmux_dataout281_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y141.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>N484</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath1/im/temp3&lt;4&gt;</twComp><twBEL>datapath1/pcbackorhe/Mmux_out283</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y141.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>datapath1/pcbackorhe_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y141.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>datapath1/im/temp3&lt;4&gt;</twComp><twBEL>datapath1/im/Mmux_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y74.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>datapath1/im/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y74.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.739</twLogDel><twRouteDel>11.905</twRouteDel><twTotDel>14.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk2</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2705" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y68.ADDRA13), 2705 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.942</twSlack><twSrc BELType="FF">datapath1/IR_mw/out_0</twSrc><twDest BELType="RAM">datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>15.188</twTotPathDel><twClkSkew dest = "1.948" src = "2.468">0.520</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath1/IR_mw/out_0</twSrc><twDest BELType='RAM'>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X10Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X10Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>datapath1/IR_mw/out&lt;3&gt;</twComp><twBEL>datapath1/IR_mw/out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y142.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>datapath1/IR_mw/out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/IR_mw/out_31_2</twComp><twBEL>datapath1/mtow/tneww/Mmux_writereg1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y140.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>datapath1/mtow/tneww/Mmux_writereg141</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath1/mtow/tneww/Mmux_writereg43</twComp><twBEL>datapath1/mtow/tneww/Mmux_writereg44</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y143.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>datapath1/mtow/tneww/Mmux_writereg43</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o2</twComp><twBEL>datapath1/mtow/tneww/Mmux_writereg49</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y143.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>datapath1/mtow_writereg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o6</twComp><twBEL>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y143.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o2</twComp><twBEL>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y146.D3</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.620</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y146.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/forwardrs_em_dataout&lt;12&gt;</twComp><twBEL>datapath1/forwardrs_em/Mmux_dataout41</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y146.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>datapath1/forwardrs_em_dataout&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y146.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>datapath1/forwardrs_em_dataout&lt;12&gt;</twComp><twBEL>datapath1/pcbackorhe/Mmux_out432</twBEL><twBEL>datapath1/im/Msub_pc32[31]_GND_8_o_sub_5_OUT_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y148.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>datapath1/im/pc32[31]_GND_8_o_sub_5_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y148.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>datapath1/im/temp3&lt;11&gt;</twComp><twBEL>datapath1/im/Mmux_pc31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.145</twDelInfo><twComp>datapath1/im/pc&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.161</twLogDel><twRouteDel>12.027</twRouteDel><twTotDel>15.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk2</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.181</twSlack><twSrc BELType="FF">datapath1/IR_mw/out_0</twSrc><twDest BELType="RAM">datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>14.949</twTotPathDel><twClkSkew dest = "1.948" src = "2.468">0.520</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath1/IR_mw/out_0</twSrc><twDest BELType='RAM'>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X10Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X10Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>datapath1/IR_mw/out&lt;3&gt;</twComp><twBEL>datapath1/IR_mw/out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y142.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>datapath1/IR_mw/out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/IR_mw/out_31_2</twComp><twBEL>datapath1/mtow/tneww/Mmux_writereg1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y140.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>datapath1/mtow/tneww/Mmux_writereg141</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath1/mtow/tneww/Mmux_writereg43</twComp><twBEL>datapath1/mtow/tneww/Mmux_writereg24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y143.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>datapath1/mtow/tneww/Mmux_writereg23</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o6</twComp><twBEL>datapath1/mtow/tneww/Mmux_writereg29</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>datapath1/mtow_writereg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o2</twComp><twBEL>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o2</twComp><twBEL>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y146.D3</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.620</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y146.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/forwardrs_em_dataout&lt;12&gt;</twComp><twBEL>datapath1/forwardrs_em/Mmux_dataout41</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y146.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>datapath1/forwardrs_em_dataout&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y146.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>datapath1/forwardrs_em_dataout&lt;12&gt;</twComp><twBEL>datapath1/pcbackorhe/Mmux_out432</twBEL><twBEL>datapath1/im/Msub_pc32[31]_GND_8_o_sub_5_OUT_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y148.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>datapath1/im/pc32[31]_GND_8_o_sub_5_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y148.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>datapath1/im/temp3&lt;11&gt;</twComp><twBEL>datapath1/im/Mmux_pc31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.145</twDelInfo><twComp>datapath1/im/pc&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.160</twLogDel><twRouteDel>11.789</twRouteDel><twTotDel>14.949</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk2</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.267</twSlack><twSrc BELType="FF">datapath1/IR_mw/out_26_1</twSrc><twDest BELType="RAM">datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>14.868</twTotPathDel><twClkSkew dest = "1.948" src = "2.463">0.515</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath1/IR_mw/out_26_1</twSrc><twDest BELType='RAM'>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X12Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X12Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>datapath1/IR_mw/out_26_3</twComp><twBEL>datapath1/IR_mw/out_26_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y140.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>datapath1/IR_mw/out_26_1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y140.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/mtow/ctrlW/Mmux_jl161</twComp><twBEL>datapath1/mtow/tneww/_n0421&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y141.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>datapath1/mtow/tneww/_n0421&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y141.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N36</twComp><twBEL>datapath1/mtow/tneww/instr[31]_instr[20]_AND_154_o3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y143.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>datapath1/mtow/tneww/instr[31]_instr[20]_AND_154_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y143.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o6</twComp><twBEL>datapath1/mtow/tneww/instr[31]_instr[20]_AND_154_o121021</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y143.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>datapath1/mtow/tneww/instr[31]_instr[20]_AND_154_o12102</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o2</twComp><twBEL>datapath1/mtow/tneww/Mmux_writereg49</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y143.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>datapath1/mtow_writereg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o6</twComp><twBEL>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y143.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o2</twComp><twBEL>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y146.D3</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.620</twDelInfo><twComp>datapath1/forwardrs_em/orireg[4]_GND_25_o_AND_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y146.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/forwardrs_em_dataout&lt;12&gt;</twComp><twBEL>datapath1/forwardrs_em/Mmux_dataout41</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y146.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>datapath1/forwardrs_em_dataout&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y146.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>datapath1/forwardrs_em_dataout&lt;12&gt;</twComp><twBEL>datapath1/pcbackorhe/Mmux_out432</twBEL><twBEL>datapath1/im/Msub_pc32[31]_GND_8_o_sub_5_OUT_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y148.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>datapath1/im/pc32[31]_GND_8_o_sub_5_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y148.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>datapath1/im/temp3&lt;11&gt;</twComp><twBEL>datapath1/im/Mmux_pc31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.145</twDelInfo><twComp>datapath1/im/pc&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.445</twLogDel><twRouteDel>11.423</twRouteDel><twTotDel>14.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk2</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2927" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y72.ADDRA6), 2927 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.163</twSlack><twSrc BELType="FF">datapath1/IR_de/out_30_1</twSrc><twDest BELType="RAM">datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>14.992</twTotPathDel><twClkSkew dest = "1.958" src = "2.453">0.495</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath1/IR_de/out_30_1</twSrc><twDest BELType='RAM'>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X38Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>datapath1/IR_de/out_30_1</twComp><twBEL>datapath1/IR_de/out_30_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y143.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>datapath1/IR_de/out_30_1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/IR_de/out_31_1</twComp><twBEL>datapath1/dtoe/ctrlE/instr[31]_GND_12_o_equal_1_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.887</twDelInfo><twComp>datapath1/dtoe/ctrlE/instr[31]_GND_12_o_equal_1_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N511</twComp><twBEL>datapath1/dtoe/ctrlE/instr[31]_instr[20]_AND_4_o2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y146.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>datapath1/dtoe/ctrlE/instr[31]_instr[20]_AND_4_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y146.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>datapath1/pcbackorhe/Mmux_out4</twComp><twBEL>datapath1/dtoe/PCDout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y145.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>datapath1/dtoe/PCDout</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N571</twComp><twBEL>datapath1/dtoe/PCDout5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>datapath1/dtoe_PCDout</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/etom_writedata&lt;5&gt;</twComp><twBEL>datapath1/forwardrs_em/Mmux_dataout281_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y141.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>N484</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath1/im/temp3&lt;4&gt;</twComp><twBEL>datapath1/pcbackorhe/Mmux_out283</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y141.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>datapath1/pcbackorhe_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y141.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>datapath1/im/temp3&lt;4&gt;</twComp><twBEL>datapath1/im/Mmux_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y72.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>datapath1/im/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y72.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.690</twLogDel><twRouteDel>12.302</twRouteDel><twTotDel>14.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk2</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.363</twSlack><twSrc BELType="FF">datapath1/IR_de/out_30_1</twSrc><twDest BELType="RAM">datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>14.792</twTotPathDel><twClkSkew dest = "1.958" src = "2.453">0.495</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath1/IR_de/out_30_1</twSrc><twDest BELType='RAM'>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X38Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>datapath1/IR_de/out_30_1</twComp><twBEL>datapath1/IR_de/out_30_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y143.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>datapath1/IR_de/out_30_1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/IR_de/out_31_1</twComp><twBEL>datapath1/dtoe/ctrlE/instr[31]_GND_12_o_equal_1_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.887</twDelInfo><twComp>datapath1/dtoe/ctrlE/instr[31]_GND_12_o_equal_1_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N511</twComp><twBEL>datapath1/dtoe/ctrlE/instr[31]_instr[20]_AND_4_o2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y143.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>datapath1/dtoe/ctrlE/instr[31]_instr[20]_AND_4_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y143.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N511</twComp><twBEL>datapath1/dtoe/PCDout4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y145.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>datapath1/dtoe/PCDout3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N571</twComp><twBEL>datapath1/dtoe/PCDout5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>datapath1/dtoe_PCDout</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/etom_writedata&lt;5&gt;</twComp><twBEL>datapath1/forwardrs_em/Mmux_dataout281_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y141.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>N484</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath1/im/temp3&lt;4&gt;</twComp><twBEL>datapath1/pcbackorhe/Mmux_out283</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y141.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>datapath1/pcbackorhe_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y141.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>datapath1/im/temp3&lt;4&gt;</twComp><twBEL>datapath1/im/Mmux_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y72.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>datapath1/im/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y72.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>12.035</twRouteDel><twTotDel>14.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk2</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.967</twSlack><twSrc BELType="FF">datapath1/IR_de/out_31_1</twSrc><twDest BELType="RAM">datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>14.216</twTotPathDel><twClkSkew dest = "1.958" src = "2.425">0.467</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath1/IR_de/out_31_1</twSrc><twDest BELType='RAM'>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X24Y143.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>datapath1/IR_de/out_31_1</twComp><twBEL>datapath1/IR_de/out_31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y143.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>datapath1/IR_de/out_31_1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/IR_de/out_31_1</twComp><twBEL>datapath1/dtoe/ctrlE/instr[31]_GND_12_o_equal_1_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.887</twDelInfo><twComp>datapath1/dtoe/ctrlE/instr[31]_GND_12_o_equal_1_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N511</twComp><twBEL>datapath1/dtoe/ctrlE/instr[31]_instr[20]_AND_4_o2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y146.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>datapath1/dtoe/ctrlE/instr[31]_instr[20]_AND_4_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y146.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>datapath1/pcbackorhe/Mmux_out4</twComp><twBEL>datapath1/dtoe/PCDout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y145.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>datapath1/dtoe/PCDout</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N571</twComp><twBEL>datapath1/dtoe/PCDout5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>datapath1/dtoe_PCDout</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/etom_writedata&lt;5&gt;</twComp><twBEL>datapath1/forwardrs_em/Mmux_dataout281_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y141.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>N484</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath1/im/temp3&lt;4&gt;</twComp><twBEL>datapath1/pcbackorhe/Mmux_out283</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y141.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>datapath1/pcbackorhe_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y141.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>datapath1/im/temp3&lt;4&gt;</twComp><twBEL>datapath1/im/Mmux_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y72.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>datapath1/im/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y72.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/im/imcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.739</twLogDel><twRouteDel>11.477</twRouteDel><twTotDel>14.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk2</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_clkout1 = PERIOD TIMEGRP &quot;clock_clkout1&quot; TS_clk_in / 1.6 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y76.ADDRA3), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.159</twSlack><twSrc BELType="FF">datapath1/AO_em/out_2</twSrc><twDest BELType="RAM">datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.715</twTotPathDel><twClkSkew dest = "0.987" src = "0.781">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath1/AO_em/out_2</twSrc><twDest BELType='RAM'>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X21Y149.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>datapath1/AO_em/out&lt;3&gt;</twComp><twBEL>datapath1/AO_em/out_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y76.ADDRA3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twFalling">0.583</twDelInfo><twComp>datapath1/AO_em/out&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y76.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.583</twRouteDel><twTotDel>0.715</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y76.ADDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.189</twSlack><twSrc BELType="FF">datapath1/AO_em/out_3</twSrc><twDest BELType="RAM">datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.745</twTotPathDel><twClkSkew dest = "0.987" src = "0.781">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath1/AO_em/out_3</twSrc><twDest BELType='RAM'>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X21Y149.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>datapath1/AO_em/out&lt;3&gt;</twComp><twBEL>datapath1/AO_em/out_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y76.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twFalling">0.613</twDelInfo><twComp>datapath1/AO_em/out&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y76.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.613</twRouteDel><twTotDel>0.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y76.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.196</twSlack><twSrc BELType="FF">datapath1/AO_em/out_12</twSrc><twDest BELType="RAM">datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.768</twTotPathDel><twClkSkew dest = "0.987" src = "0.765">-0.222</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath1/AO_em/out_12</twSrc><twDest BELType='RAM'>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X22Y150.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>datapath1/AO_em/out&lt;15&gt;</twComp><twBEL>datapath1/AO_em/out_12</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y76.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twFalling">0.634</twDelInfo><twComp>datapath1/AO_em/out&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y76.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.634</twRouteDel><twTotDel>0.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_clkout1 = PERIOD TIMEGRP &quot;clock_clkout1&quot; TS_clk_in / 1.6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y80.CLKA" clockNet="clk2"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y76.CLKA" clockNet="clk2"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y82.CLKA" clockNet="clk2"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clock_clkout0 = PERIOD TIMEGRP &quot;clock_clkout0&quot; TS_clk_in / 0.4 HIGH 50%;</twConstName><twItemCnt>14353539</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7586</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>33.404</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath1/DR_mw/out_19 (SLICE_X32Y158.D4), 11 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.649</twSlack><twSrc BELType="RAM">datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath1/DR_mw/out_19</twDest><twTotPathDel>7.576</twTotPathDel><twClkSkew dest = "2.018" src = "2.443">0.425</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath1/DR_mw/out_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y76.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y76.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>datapath1/dm_dataOut&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y157.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/DR_mw/out&lt;16&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y158.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>datapath1/dmorticp/Mmux_out1011</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>datapath1/DR_mw/out&lt;19&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out115_F</twBEL><twBEL>datapath1/dmorticp/Mmux_out115</twBEL><twBEL>datapath1/DR_mw/out_19</twBEL></twPathDel><twLogDel>3.273</twLogDel><twRouteDel>4.303</twRouteDel><twTotDel>7.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.719</twSlack><twSrc BELType="RAM">datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath1/DR_mw/out_19</twDest><twTotPathDel>7.498</twTotPathDel><twClkSkew dest = "2.018" src = "2.451">0.433</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath1/DR_mw/out_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y78.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>datapath1/dm_dataOut&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y157.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/DR_mw/out&lt;16&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y158.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>datapath1/dmorticp/Mmux_out1011</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>datapath1/DR_mw/out&lt;19&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out115_F</twBEL><twBEL>datapath1/dmorticp/Mmux_out115</twBEL><twBEL>datapath1/DR_mw/out_19</twBEL></twPathDel><twLogDel>3.273</twLogDel><twRouteDel>4.225</twRouteDel><twTotDel>7.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.997</twSlack><twSrc BELType="RAM">datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath1/DR_mw/out_19</twDest><twTotPathDel>7.222</twTotPathDel><twClkSkew dest = "2.018" src = "2.449">0.431</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath1/DR_mw/out_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y82.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>datapath1/dm_dataOut&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y157.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/DR_mw/out&lt;16&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y158.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>datapath1/dmorticp/Mmux_out1011</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>datapath1/DR_mw/out&lt;19&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out115_F</twBEL><twBEL>datapath1/dmorticp/Mmux_out115</twBEL><twBEL>datapath1/DR_mw/out_19</twBEL></twPathDel><twLogDel>3.273</twLogDel><twRouteDel>3.949</twRouteDel><twTotDel>7.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath1/DR_mw/out_23 (SLICE_X34Y158.C4), 11 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.654</twSlack><twSrc BELType="RAM">datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath1/DR_mw/out_23</twDest><twTotPathDel>7.573</twTotPathDel><twClkSkew dest = "2.020" src = "2.443">0.423</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath1/DR_mw/out_23</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y76.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y76.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>datapath1/dm_dataOut&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y157.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/DR_mw/out&lt;16&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y158.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.705</twDelInfo><twComp>datapath1/dmorticp/Mmux_out1011</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath1/DR_mw/out&lt;24&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out163</twBEL><twBEL>datapath1/DR_mw/out_23</twBEL></twPathDel><twLogDel>3.173</twLogDel><twRouteDel>4.400</twRouteDel><twTotDel>7.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.724</twSlack><twSrc BELType="RAM">datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath1/DR_mw/out_23</twDest><twTotPathDel>7.495</twTotPathDel><twClkSkew dest = "2.020" src = "2.451">0.431</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath1/DR_mw/out_23</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y78.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>datapath1/dm_dataOut&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y157.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/DR_mw/out&lt;16&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y158.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.705</twDelInfo><twComp>datapath1/dmorticp/Mmux_out1011</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath1/DR_mw/out&lt;24&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out163</twBEL><twBEL>datapath1/DR_mw/out_23</twBEL></twPathDel><twLogDel>3.173</twLogDel><twRouteDel>4.322</twRouteDel><twTotDel>7.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.002</twSlack><twSrc BELType="RAM">datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath1/DR_mw/out_23</twDest><twTotPathDel>7.219</twTotPathDel><twClkSkew dest = "2.020" src = "2.449">0.429</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath1/DR_mw/out_23</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y82.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>datapath1/dm_dataOut&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y157.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/DR_mw/out&lt;16&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y158.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.705</twDelInfo><twComp>datapath1/dmorticp/Mmux_out1011</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath1/DR_mw/out&lt;24&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out163</twBEL><twBEL>datapath1/DR_mw/out_23</twBEL></twPathDel><twLogDel>3.173</twLogDel><twRouteDel>4.046</twRouteDel><twTotDel>7.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath1/DR_mw/out_24 (SLICE_X34Y158.D4), 11 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.743</twSlack><twSrc BELType="RAM">datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath1/DR_mw/out_24</twDest><twTotPathDel>7.484</twTotPathDel><twClkSkew dest = "2.020" src = "2.443">0.423</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath1/DR_mw/out_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y76.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y76.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>datapath1/dm_dataOut&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y157.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/DR_mw/out&lt;16&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y158.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>datapath1/dmorticp/Mmux_out1011</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath1/DR_mw/out&lt;24&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out173</twBEL><twBEL>datapath1/DR_mw/out_24</twBEL></twPathDel><twLogDel>3.173</twLogDel><twRouteDel>4.311</twRouteDel><twTotDel>7.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.813</twSlack><twSrc BELType="RAM">datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath1/DR_mw/out_24</twDest><twTotPathDel>7.406</twTotPathDel><twClkSkew dest = "2.020" src = "2.451">0.431</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath1/DR_mw/out_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y78.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>datapath1/dm_dataOut&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y157.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/DR_mw/out&lt;16&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y158.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>datapath1/dmorticp/Mmux_out1011</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath1/DR_mw/out&lt;24&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out173</twBEL><twBEL>datapath1/DR_mw/out_24</twBEL></twPathDel><twLogDel>3.173</twLogDel><twRouteDel>4.233</twRouteDel><twTotDel>7.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.091</twSlack><twSrc BELType="RAM">datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath1/DR_mw/out_24</twDest><twTotPathDel>7.130</twTotPathDel><twClkSkew dest = "2.020" src = "2.449">0.429</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath1/DR_mw/out_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y82.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>datapath1/dm/dmcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>datapath1/dm_dataOut&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y159.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;21</twComp><twBEL>datapath1/dext/DRout&lt;10&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y157.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>datapath1/dext/DRout&lt;10&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath1/DR_mw/out&lt;16&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y158.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>datapath1/dmorticp/Mmux_out1011</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath1/DR_mw/out&lt;24&gt;</twComp><twBEL>datapath1/dmorticp/Mmux_out173</twBEL><twBEL>datapath1/DR_mw/out_24</twBEL></twPathDel><twLogDel>3.173</twLogDel><twRouteDel>3.957</twRouteDel><twTotDel>7.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_clkout0 = PERIOD TIMEGRP &quot;clock_clkout0&quot; TS_clk_in / 0.4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath1/PC_mw/out_26 (SLICE_X38Y156.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">datapath1/PC_em/out_26</twSrc><twDest BELType="FF">datapath1/PC_mw/out_26</twDest><twTotPathDel>0.395</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath1/PC_em/out_26</twSrc><twDest BELType='FF'>datapath1/PC_mw/out_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X38Y156.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>datapath1/PC_em/out&lt;27&gt;</twComp><twBEL>datapath1/PC_em/out_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y156.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>datapath1/PC_em/out&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y156.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>datapath1/PC_em/out&lt;27&gt;</twComp><twBEL>datapath1/PC_em/out&lt;26&gt;_rt</twBEL><twBEL>datapath1/PC_mw/out_26</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.074</twRouteDel><twTotDel>0.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>81.3</twPctLog><twPctRoute>18.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath1/PC_mw/out_14 (SLICE_X34Y155.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">datapath1/PC_em/out_14</twSrc><twDest BELType="FF">datapath1/PC_mw/out_14</twDest><twTotPathDel>0.398</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath1/PC_em/out_14</twSrc><twDest BELType='FF'>datapath1/PC_mw/out_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X34Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>datapath1/PC_em/out&lt;15&gt;</twComp><twBEL>datapath1/PC_em/out_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y155.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>datapath1/PC_em/out&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y155.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>datapath1/PC_em/out&lt;15&gt;</twComp><twBEL>datapath1/PC_em/out&lt;14&gt;_rt</twBEL><twBEL>datapath1/PC_mw/out_14</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>80.7</twPctLog><twPctRoute>19.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath1/PC_mw/out_13 (SLICE_X34Y155.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">datapath1/PC_em/out_13</twSrc><twDest BELType="FF">datapath1/PC_mw/out_13</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath1/PC_em/out_13</twSrc><twDest BELType='FF'>datapath1/PC_mw/out_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X34Y155.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>datapath1/PC_em/out&lt;15&gt;</twComp><twBEL>datapath1/PC_em/out_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y155.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>datapath1/PC_em/out&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y155.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>datapath1/PC_em/out&lt;15&gt;</twComp><twBEL>datapath1/PC_em/out&lt;13&gt;_rt</twBEL><twBEL>datapath1/PC_mw/out_13</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_clkout0 = PERIOD TIMEGRP &quot;clock_clkout0&quot; TS_clk_in / 0.4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="97.334" period="100.000" constraintValue="100.000" deviceLimit="2.666" freqLimit="375.094" physResource="clock/clkout1_buf/I0" logResource="clock/clkout1_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="clock/clkout0"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tcp" slack="99.520" period="100.000" constraintValue="100.000" deviceLimit="0.480" freqLimit="2083.333" physResource="datapath1/im/temp2&lt;5&gt;/CLK" logResource="datapath1/im/temp2_2/CK" locationPin="SLICE_X36Y143.CLK" clockNet="clk1"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tcp" slack="99.520" period="100.000" constraintValue="100.000" deviceLimit="0.480" freqLimit="2083.333" physResource="datapath1/im/temp2&lt;5&gt;/CLK" logResource="datapath1/im/temp2_3/CK" locationPin="SLICE_X36Y143.CLK" clockNet="clk1"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="26.035" errors="0" errorRollup="0" items="0" itemsRollup="14504219"/><twConstRollup name="TS_clock_clkout1" fullName="TS_clock_clkout1 = PERIOD TIMEGRP &quot;clock_clkout1&quot; TS_clk_in / 1.6 HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="16.272" actualRollup="N/A" errors="0" errorRollup="0" items="150680" itemsRollup="0"/><twConstRollup name="TS_clock_clkout0" fullName="TS_clock_clkout0 = PERIOD TIMEGRP &quot;clock_clkout0&quot; TS_clk_in / 0.4 HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="33.404" actualRollup="N/A" errors="0" errorRollup="0" items="14353539" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>19.003</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>14504219</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>15803</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>33.404</twMinPer><twFootnote number="1" /><twMaxFreq>29.937</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec 26 15:19:50 2019 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4738 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
