module SHR(A, shrresult);

input [31:0] A;
output [31:0] shrresult;

reg [31:0] shlresult;

always @(A)
begin
	shlresult = A << 1;
end
endmodule
