[
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064844",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064844",
        "articleTitle": "T-Gate: Concept of partial polarization in Quantum Dot Cellular Automata",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37077216700,
                "preferredName": "Chiradeep Mukherjee",
                "firstName": "Chiradeep",
                "lastName": "Mukherjee"
            },
            {
                "id": 37085817611,
                "preferredName": "Soudip Sinha Roy",
                "firstName": "Soudip Sinha",
                "lastName": "Roy"
            },
            {
                "id": 37396255500,
                "preferredName": "Saradindu Panda",
                "firstName": "Saradindu",
                "lastName": "Panda"
            },
            {
                "id": 38242034400,
                "preferredName": "Bansibadan Maji",
                "firstName": "Bansibadan",
                "lastName": "Maji"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064888",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064888",
        "articleTitle": "A low-cost energy efficient image scaling processor for multimedia applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085386541,
                "preferredName": "Bharat Garg",
                "firstName": "Bharat",
                "lastName": "Garg"
            },
            {
                "id": 37088355101,
                "preferredName": "V.N.S.K. Chaitanya Goteti",
                "firstName": "V.N.S.K.",
                "lastName": "Chaitanya Goteti"
            },
            {
                "id": 38237107800,
                "preferredName": "G.K. Sharma",
                "firstName": "G.K.",
                "lastName": "Sharma"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064848",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064848",
        "articleTitle": "A FSM based approach for efficient implementation of K-means algorithm",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086080332,
                "preferredName": "Rahul Ratnakumar",
                "firstName": "Rahul",
                "lastName": "Ratnakumar"
            },
            {
                "id": 38192205000,
                "preferredName": "Satyasai Jagannath Nanda",
                "firstName": "Satyasai Jagannath",
                "lastName": "Nanda"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064895",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064895",
        "articleTitle": "Golden IC free methodology for hardware Trojan detection using symmetric path delays",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086213340,
                "preferredName": "Ramakrishna Vaikuntapu",
                "firstName": "Ramakrishna",
                "lastName": "Vaikuntapu"
            },
            {
                "id": 38580772400,
                "preferredName": "Lava Bhargava",
                "firstName": "Lava",
                "lastName": "Bhargava"
            },
            {
                "id": 37545385500,
                "preferredName": "Vineet Sahula",
                "firstName": "Vineet",
                "lastName": "Sahula"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064841",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064841",
        "articleTitle": "A high speed low voltage latch type sense amplifier for non-volatile memory",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086132391,
                "preferredName": "Disha Arora",
                "firstName": "Disha",
                "lastName": "Arora"
            },
            {
                "id": 37085521146,
                "preferredName": "Anil K. Gundu",
                "firstName": "Anil K.",
                "lastName": "Gundu"
            },
            {
                "id": 37401071400,
                "preferredName": "Mohammad S. Hashmi",
                "firstName": "Mohammad S.",
                "lastName": "Hashmi"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064877",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064877",
        "articleTitle": "Hardware optimizations for crypto implementations (Invited paper)",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37087188500,
                "preferredName": "M Mohamed Asan Basiri",
                "firstName": "M Mohamed Asan",
                "lastName": "Basiri"
            },
            {
                "id": 37273499000,
                "preferredName": "Sandeep K. Shukla",
                "firstName": "Sandeep K.",
                "lastName": "Shukla"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064854",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064854",
        "articleTitle": "Density gradient quantum corrections based performance optimization of triangular TG bulk FinFETs using ANN and GA",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085773615,
                "preferredName": "Ankit Gaurav",
                "firstName": "Ankit",
                "lastName": "Gaurav"
            },
            {
                "id": 38242807300,
                "preferredName": "Sandeep S. Gill",
                "firstName": "Sandeep S.",
                "lastName": "Gill"
            },
            {
                "id": 37085758569,
                "preferredName": "Navneet Kaur",
                "firstName": "Navneet",
                "lastName": "Kaur"
            },
            {
                "id": 37659039000,
                "preferredName": "Munish Rattan",
                "firstName": "Munish",
                "lastName": "Rattan"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064896",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064896",
        "articleTitle": "FFT/IFFT implementation using Vivado™ HLS",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086221485,
                "preferredName": "Amit Salaskar",
                "firstName": "Amit",
                "lastName": "Salaskar"
            },
            {
                "id": 37657865600,
                "preferredName": "Nitin Chandrachoodan",
                "firstName": "Nitin",
                "lastName": "Chandrachoodan"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064903",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064903",
        "articleTitle": "An 8-bit 500 MSPS segmented current steering DAC using Chinese abacus technique",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086064067,
                "preferredName": "Sachin Khandagale",
                "firstName": "Sachin",
                "lastName": "Khandagale"
            },
            {
                "id": 37065722800,
                "preferredName": "Santanu Sarkar",
                "firstName": "Santanu",
                "lastName": "Sarkar"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064897",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064897",
        "articleTitle": "Reducing FIFO buffer power using architectural alternatives at RTL",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085693368,
                "preferredName": "Ashish Sharma",
                "firstName": "Ashish",
                "lastName": "Sharma"
            },
            {
                "id": 37085698950,
                "preferredName": "Ruby Ansar",
                "firstName": "Ruby",
                "lastName": "Ansar"
            },
            {
                "id": 37408491700,
                "preferredName": "Manoj Singh Gaur",
                "firstName": "Manoj Singh",
                "lastName": "Gaur"
            },
            {
                "id": 38580772400,
                "preferredName": "Lava Bhargava",
                "firstName": "Lava",
                "lastName": "Bhargava"
            },
            {
                "id": 37403813600,
                "preferredName": "Vijay Laxmi",
                "firstName": "Vijay",
                "lastName": "Laxmi"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064900",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064900",
        "articleTitle": "A low-power high-speed hybrid full adder",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085903625,
                "preferredName": "Manan Mewada",
                "firstName": "Manan",
                "lastName": "Mewada"
            },
            {
                "id": 37688681700,
                "preferredName": "Mazad Zaveri",
                "firstName": "Mazad",
                "lastName": "Zaveri"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064843",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064843",
        "articleTitle": "High performance bit-sliced pipelined comparator tree for FPGAs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37060897800,
                "preferredName": "Ayan Palchaudhuri",
                "firstName": "Ayan",
                "lastName": "Palchaudhuri"
            },
            {
                "id": 37265601900,
                "preferredName": "Anindya Sundar Dhar",
                "firstName": "Anindya Sundar",
                "lastName": "Dhar"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064890",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064890",
        "articleTitle": "A high CMRR, high resolution bio-ASIC for ECG signals",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 38189977100,
                "preferredName": "Kiran Garje",
                "firstName": "Kiran",
                "lastName": "Garje"
            },
            {
                "id": 37086217710,
                "preferredName": "Shravan Kumar",
                "firstName": "Shravan",
                "lastName": "Kumar"
            },
            {
                "id": 37086003352,
                "preferredName": "Amitesh Tripathi",
                "firstName": "Amitesh",
                "lastName": "Tripathi"
            },
            {
                "id": 37085372701,
                "preferredName": "Gillela Maruthi",
                "firstName": "Gillela",
                "lastName": "Maruthi"
            },
            {
                "id": 38546695900,
                "preferredName": "Madhava Kumar",
                "firstName": "Madhava",
                "lastName": "Kumar"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064867",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064867",
        "articleTitle": "Approximate conditional carry adder for error tolerant applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37087038412,
                "preferredName": "Avishek Sinha Roy",
                "firstName": "Avishek Sinha",
                "lastName": "Roy"
            },
            {
                "id": 38546942800,
                "preferredName": "N Prasad",
                "firstName": "N",
                "lastName": "Prasad"
            },
            {
                "id": 37265601900,
                "preferredName": "Anindya Sundar Dhar",
                "firstName": "Anindya Sundar",
                "lastName": "Dhar"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064852",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064852",
        "articleTitle": "A unified Verilog-A compact model for lateral Si nanowire (NW) FET incorporating parasitics for circuit simulation",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37322655500,
                "preferredName": "Om. Prakash",
                "firstName": "Om.",
                "lastName": "Prakash"
            },
            {
                "id": 37706236100,
                "preferredName": "S. Maheshwaram",
                "firstName": "S.",
                "lastName": "Maheshwaram"
            },
            {
                "id": 37085584163,
                "preferredName": "M. Sharma",
                "firstName": "M.",
                "lastName": "Sharma"
            },
            {
                "id": 37949538500,
                "preferredName": "A. Bulusu",
                "firstName": "A.",
                "lastName": "Bulusu"
            },
            {
                "id": 37396023300,
                "preferredName": "A. K. Saxena",
                "firstName": "A. K.",
                "lastName": "Saxena"
            },
            {
                "id": 37267277000,
                "preferredName": "S. K. Manhas",
                "firstName": "S. K.",
                "lastName": "Manhas"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064891",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064891",
        "articleTitle": "Temperature dependent IR-drop and delay analysis in side-contact multilayer graphene nanoribbon based power interconnects",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085557011,
                "preferredName": "Sandip Bhattacharya",
                "firstName": "Sandip",
                "lastName": "Bhattacharya"
            },
            {
                "id": 37531966700,
                "preferredName": "Debaprasad Das",
                "firstName": "Debaprasad",
                "lastName": "Das"
            },
            {
                "id": 37284440200,
                "preferredName": "Hafizur Rahaman",
                "firstName": "Hafizur",
                "lastName": "Rahaman"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064893",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064893",
        "articleTitle": "A strategy for fault tolerant reconfigurable Network-on-Chip design",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 38475078800,
                "preferredName": "Navonil Chatterjee",
                "firstName": "Navonil",
                "lastName": "Chatterjee"
            },
            {
                "id": 38542777300,
                "preferredName": "Priyajit Mukherjee",
                "firstName": "Priyajit",
                "lastName": "Mukherjee"
            },
            {
                "id": 37277128800,
                "preferredName": "Santanu Chattopadhyay",
                "firstName": "Santanu",
                "lastName": "Chattopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064864",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064864",
        "articleTitle": "Performance analysis of temperature dependent GNR interconnect",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086231290,
                "preferredName": "Waikhom Mona Chanu",
                "firstName": "Waikhom Mona",
                "lastName": "Chanu"
            },
            {
                "id": 37086246356,
                "preferredName": "Vikash Prasad",
                "firstName": "Vikash",
                "lastName": "Prasad"
            },
            {
                "id": 37531966700,
                "preferredName": "Debaprasad Das",
                "firstName": "Debaprasad",
                "lastName": "Das"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064868",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064868",
        "articleTitle": "An effective test methodology enabling detection of weak bits in SRAMs: Case study in 28nm FDSOI",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085873372,
                "preferredName": "Nidhi Batra",
                "firstName": "Nidhi",
                "lastName": "Batra"
            },
            {
                "id": 37085521146,
                "preferredName": "Anil Kumar Gundu",
                "firstName": "Anil Kumar",
                "lastName": "Gundu"
            },
            {
                "id": 37401071400,
                "preferredName": "Mohammad S. Hashmi",
                "firstName": "Mohammad S.",
                "lastName": "Hashmi"
            },
            {
                "id": 37372193100,
                "preferredName": "G. S. Visweswaran",
                "firstName": "G. S.",
                "lastName": "Visweswaran"
            },
            {
                "id": 37072617400,
                "preferredName": "Anuj Grover",
                "firstName": "Anuj",
                "lastName": "Grover"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064847",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064847",
        "articleTitle": "New technique to improve transient response of LDO regulators without an off-chip capacitor",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37327081400,
                "preferredName": "Chetan D. Parikh",
                "firstName": "Chetan D.",
                "lastName": "Parikh"
            },
            {
                "id": 37086025892,
                "preferredName": "Gopal Agarwal",
                "firstName": "Gopal",
                "lastName": "Agarwal"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064855",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064855",
        "articleTitle": "FPGA implementation of high speed reconfigurable filter bank for multi-standard wireless communication receivers",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086157264,
                "preferredName": "Sasha Garg",
                "firstName": "Sasha",
                "lastName": "Garg"
            },
            {
                "id": 37711938000,
                "preferredName": "S. J. Darak",
                "firstName": "S. J.",
                "lastName": "Darak"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064861",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064861",
        "articleTitle": "An area and performance aware ECG encoder design for wireless healthcare services",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085386541,
                "preferredName": "Bharat Garg",
                "firstName": "Bharat",
                "lastName": "Garg"
            },
            {
                "id": 37086239579,
                "preferredName": "Sameer Yadav",
                "firstName": "Sameer",
                "lastName": "Yadav"
            },
            {
                "id": 38237107800,
                "preferredName": "G K Sharma",
                "firstName": "G K",
                "lastName": "Sharma"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064863",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064863",
        "articleTitle": "A method to design a comparator for sampled data processing applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086247480,
                "preferredName": "Rama Prasad Acharya",
                "firstName": "Rama Prasad",
                "lastName": "Acharya"
            },
            {
                "id": 37085393673,
                "preferredName": "Abir J Mondal",
                "firstName": "Abir J",
                "lastName": "Mondal"
            },
            {
                "id": 37085388679,
                "preferredName": "Alak Majumder",
                "firstName": "Alak",
                "lastName": "Majumder"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064871",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064871",
        "articleTitle": "Cognitive-radio wireless-sensor based on energy detection with improved accuracy: Performance and hardware perspectives",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37851402200,
                "preferredName": "Rahul Shrestha",
                "firstName": "Rahul",
                "lastName": "Shrestha"
            },
            {
                "id": 37086259041,
                "preferredName": "Vinay Swargam",
                "firstName": "Vinay",
                "lastName": "Swargam"
            },
            {
                "id": 37085857792,
                "preferredName": "Mahesh S. Murty",
                "firstName": "Mahesh S.",
                "lastName": "Murty"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064850",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064850",
        "articleTitle": "Design of coherence verification unit for CMPs realizing dragon protocol",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37682903900,
                "preferredName": "Bidesh Chakraborty",
                "firstName": "Bidesh",
                "lastName": "Chakraborty"
            },
            {
                "id": 37541435300,
                "preferredName": "Mamata Dalui",
                "firstName": "Mamata",
                "lastName": "Dalui"
            },
            {
                "id": 37275958400,
                "preferredName": "Biplab K Sikdar",
                "firstName": "Biplab K",
                "lastName": "Sikdar"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064862",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064862",
        "articleTitle": "Efficient implementation of concurrent lookahead decision feedback equalizer using offset binary coding",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086011239,
                "preferredName": "M. Tasleem Khan",
                "firstName": "M. Tasleem",
                "lastName": "Khan"
            },
            {
                "id": 37072546600,
                "preferredName": "Shaik Rafi Ahamed",
                "firstName": "Shaik Rafi",
                "lastName": "Ahamed"
            },
            {
                "id": 37273696400,
                "preferredName": "Amitabh Chatterjee",
                "firstName": "Amitabh",
                "lastName": "Chatterjee"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064899",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064899",
        "articleTitle": "Quantification of figures of merit of 7T and 8T SRAM cells in subthreshold region and their comparison with the conventional 6T SRAM cell",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086065352,
                "preferredName": "Pulkit Sharma",
                "firstName": "Pulkit",
                "lastName": "Sharma"
            },
            {
                "id": 37089817461,
                "preferredName": "R. Anusha",
                "firstName": "R.",
                "lastName": "Anusha"
            },
            {
                "id": 37085744475,
                "preferredName": "K. Bharath",
                "firstName": "K.",
                "lastName": "Bharath"
            },
            {
                "id": 37086233976,
                "preferredName": "Jasmine K. Gulati",
                "firstName": "Jasmine K.",
                "lastName": "Gulati"
            },
            {
                "id": 37860997600,
                "preferredName": "Preet K. Walia",
                "firstName": "Preet K.",
                "lastName": "Walia"
            },
            {
                "id": 37711938000,
                "preferredName": "Sumit J. Darak",
                "firstName": "Sumit J.",
                "lastName": "Darak"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064884",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064884",
        "articleTitle": "Design methodology of closed loop MEMS capacitive accelerometers based on ΣΔ modulation technique",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086213279,
                "preferredName": "Procheta Chatterjee",
                "firstName": "Procheta",
                "lastName": "Chatterjee"
            },
            {
                "id": 38047174500,
                "preferredName": "Sougata Kar",
                "firstName": "Sougata",
                "lastName": "Kar"
            },
            {
                "id": 37389918400,
                "preferredName": "Siddhartha Sen",
                "firstName": "Siddhartha",
                "lastName": "Sen"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064849",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064849",
        "articleTitle": "An effective and efficient algorithm to analyse and debug clock propagation issues",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085699394,
                "preferredName": "Pawan Sehgal",
                "firstName": "Pawan",
                "lastName": "Sehgal"
            },
            {
                "id": 37086096846,
                "preferredName": "Aditi Sharma",
                "firstName": "Aditi",
                "lastName": "Sharma"
            },
            {
                "id": 37085744543,
                "preferredName": "Akhilesh C. Mishra",
                "firstName": "Akhilesh C.",
                "lastName": "Mishra"
            },
            {
                "id": 37086073691,
                "preferredName": "Rangarajan Ramanujam",
                "firstName": "Rangarajan",
                "lastName": "Ramanujam"
            },
            {
                "id": 37530033400,
                "preferredName": "Sujay Deb",
                "firstName": "Sujay",
                "lastName": "Deb"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064853",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064853",
        "articleTitle": "Frequency domain analysis of on-chip power distribution network",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086082772,
                "preferredName": "S. Batra",
                "firstName": "S.",
                "lastName": "Batra"
            },
            {
                "id": 37086077770,
                "preferredName": "P. Singh",
                "firstName": "P.",
                "lastName": "Singh"
            },
            {
                "id": 37085820158,
                "preferredName": "S. Kaushik",
                "firstName": "S.",
                "lastName": "Kaushik"
            },
            {
                "id": 37401071400,
                "preferredName": "M. S. Hashmi",
                "firstName": "M. S.",
                "lastName": "Hashmi"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064859",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064859",
        "articleTitle": "New stable loadless 6T dual-port SRAM cell design",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086253056,
                "preferredName": "Antara Ganguly",
                "firstName": "Antara",
                "lastName": "Ganguly"
            },
            {
                "id": 37086063015,
                "preferredName": "Sangeeta Goyal",
                "firstName": "Sangeeta",
                "lastName": "Goyal"
            },
            {
                "id": 37086261540,
                "preferredName": "Sneha Bhatia",
                "firstName": "Sneha",
                "lastName": "Bhatia"
            },
            {
                "id": 37072617400,
                "preferredName": "Anuj Grover",
                "firstName": "Anuj",
                "lastName": "Grover"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064901",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064901",
        "articleTitle": "FSK demodulator and FPGA based BER measurement system for low IF receivers",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37087187407,
                "preferredName": "K Nithin Sankar",
                "firstName": "K Nithin",
                "lastName": "Sankar"
            },
            {
                "id": 37089268164,
                "preferredName": "Abhishek Srivastava",
                "firstName": "Abhishek",
                "lastName": "Srivastava"
            },
            {
                "id": 37085433724,
                "preferredName": "Baibhab Chatterjee",
                "firstName": "Baibhab",
                "lastName": "Chatterjee"
            },
            {
                "id": 37086157433,
                "preferredName": "K K Rakesh",
                "firstName": "K K",
                "lastName": "Rakesh"
            },
            {
                "id": 37570324200,
                "preferredName": "Maryam Shojaei Baghini",
                "firstName": "Maryam Shojaei",
                "lastName": "Baghini"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064905",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064905",
        "articleTitle": "Design of fault tolerant majority voter for TMR circuit in QCA",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086237539,
                "preferredName": "Subrata Chattopadhyay",
                "firstName": "Subrata",
                "lastName": "Chattopadhyay"
            },
            {
                "id": 37086233016,
                "preferredName": "Shiv Bhushan Tripathi",
                "firstName": "Shiv Bhushan",
                "lastName": "Tripathi"
            },
            {
                "id": 37061363900,
                "preferredName": "Mrinal Goswami",
                "firstName": "Mrinal",
                "lastName": "Goswami"
            },
            {
                "id": 37533223600,
                "preferredName": "Bibhash Sen",
                "firstName": "Bibhash",
                "lastName": "Sen"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064840",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064840",
        "articleTitle": "Modeling and yield estimation of SRAM sub-system for different capacities subjected to parametric variations",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086065352,
                "preferredName": "Pulkit Sharma",
                "firstName": "Pulkit",
                "lastName": "Sharma"
            },
            {
                "id": 37085521146,
                "preferredName": "Anil K. Gundu",
                "firstName": "Anil K.",
                "lastName": "Gundu"
            },
            {
                "id": 37401071400,
                "preferredName": "M. S. Hashmi",
                "firstName": "M. S.",
                "lastName": "Hashmi"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064907",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064907",
        "articleTitle": "A mismatch insensitive reconfigurable discrete time biosignal conditioning circuit in 180 nm MM CMOS technology",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086248137,
                "preferredName": "Priyanka Kimtee",
                "firstName": "Priyanka",
                "lastName": "Kimtee"
            },
            {
                "id": 37085355782,
                "preferredName": "Devarshi Mrinal Das",
                "firstName": "Devarshi Mrinal",
                "lastName": "Das"
            },
            {
                "id": 37570324200,
                "preferredName": "Maryam Shojaei Baghini",
                "firstName": "Maryam Shojaei",
                "lastName": "Baghini"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064879",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064879",
        "articleTitle": "Guided multilevel approximation of less significant bits for power reduction",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086213033,
                "preferredName": "D. Celia",
                "firstName": "D.",
                "lastName": "Celia"
            },
            {
                "id": 37657865600,
                "preferredName": "Nitin Chandrachoodan",
                "firstName": "Nitin",
                "lastName": "Chandrachoodan"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064883",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064883",
        "articleTitle": "Programmable output switched capacitor step-down DC-DC converter with high accuracy using Sigma-Delta Feedback Control Loop",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085775114,
                "preferredName": "Mahesh Zanwar",
                "firstName": "Mahesh",
                "lastName": "Zanwar"
            },
            {
                "id": 37085717851,
                "preferredName": "Subhajit Sen",
                "firstName": "Subhajit",
                "lastName": "Sen"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064885",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064885",
        "articleTitle": "Optimal design flow of CMOS doubler-based rectifiers",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085720352,
                "preferredName": "Soumik Sarkar",
                "firstName": "Soumik",
                "lastName": "Sarkar"
            },
            {
                "id": 37604225500,
                "preferredName": "Gaurav Saini",
                "firstName": "Gaurav",
                "lastName": "Saini"
            },
            {
                "id": 37670737900,
                "preferredName": "Mahima Arrawatia",
                "firstName": "Mahima",
                "lastName": "Arrawatia"
            },
            {
                "id": 37570324200,
                "preferredName": "Maryam Shojaei Baghini",
                "firstName": "Maryam Shojaei",
                "lastName": "Baghini"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064860",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064860",
        "articleTitle": "Analysis of regeneration time constant of dynamic latch using Adomian Decomposition method",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086078419,
                "preferredName": "A. Purushothaman",
                "firstName": "A.",
                "lastName": "Purushothaman"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064858",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064858",
        "articleTitle": "A robust 8T FinFET SRAM cell with improved stability for low voltage applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085692009,
                "preferredName": "C. B. Kushwah",
                "firstName": "C. B.",
                "lastName": "Kushwah"
            },
            {
                "id": 37085786330,
                "preferredName": "Devesh Dwivedi",
                "firstName": "Devesh",
                "lastName": "Dwivedi"
            },
            {
                "id": 37062114400,
                "preferredName": "N Sathisha",
                "firstName": "N",
                "lastName": "Sathisha"
            },
            {
                "id": 37086012853,
                "preferredName": "Krishnan S Rengarajan",
                "firstName": "Krishnan S",
                "lastName": "Rengarajan"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064902",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064902",
        "articleTitle": "Energy-efficient reconfigurable framework for evaluating hybrid NoCs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37089046852,
                "preferredName": "Raghav Kishore",
                "firstName": "Raghav",
                "lastName": "Kishore"
            },
            {
                "id": 37061455900,
                "preferredName": "Hemanta Kumar Mondal",
                "firstName": "Hemanta Kumar",
                "lastName": "Mondal"
            },
            {
                "id": 37530033400,
                "preferredName": "Sujay Deb",
                "firstName": "Sujay",
                "lastName": "Deb"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064870",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064870",
        "articleTitle": "Towards a dynamic associativity enabled write prediction based hybrid cache",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086149830,
                "preferredName": "Sukarn Agarwal",
                "firstName": "Sukarn",
                "lastName": "Agarwal"
            },
            {
                "id": 37266891700,
                "preferredName": "Hemangee K. Kapoor",
                "firstName": "Hemangee K.",
                "lastName": "Kapoor"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064904",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064904",
        "articleTitle": "A novel low power 6-bit FLASH ADC using charge steering amplifier for RF applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37589747100,
                "preferredName": "Krishna Kumar Movva",
                "firstName": "Krishna Kumar",
                "lastName": "Movva"
            },
            {
                "id": 37857137400,
                "preferredName": "Syed Azeemuddin",
                "firstName": "Syed",
                "lastName": "Azeemuddin"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064906",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064906",
        "articleTitle": "Smart handheld platform for electrochemical bio sensors",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085995216,
                "preferredName": "Suraj Hebbar",
                "firstName": "Suraj",
                "lastName": "Hebbar"
            },
            {
                "id": 37085993260,
                "preferredName": "Vinay Kumar",
                "firstName": "Vinay",
                "lastName": "Kumar"
            },
            {
                "id": 37085992511,
                "preferredName": "M S Bhat",
                "firstName": "M S",
                "lastName": "Bhat"
            },
            {
                "id": 37269259000,
                "preferredName": "Navakanta Bhat",
                "firstName": "Navakanta",
                "lastName": "Bhat"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064874",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064874",
        "articleTitle": "An efficient reversible cryptographic circuit design",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37061413200,
                "preferredName": "Bikromadittya Mondal",
                "firstName": "Bikromadittya",
                "lastName": "Mondal"
            },
            {
                "id": 37086259727,
                "preferredName": "Kushal Dey",
                "firstName": "Kushal",
                "lastName": "Dey"
            },
            {
                "id": 37275897900,
                "preferredName": "Susanta Chakraborty",
                "firstName": "Susanta",
                "lastName": "Chakraborty"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064882",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064882",
        "articleTitle": "A constraint driven technique for MOS amplifier design",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085795011,
                "preferredName": "Paromita Bhattacharjee",
                "firstName": "Paromita",
                "lastName": "Bhattacharjee"
            },
            {
                "id": 37085393673,
                "preferredName": "Abir J Mondal",
                "firstName": "Abir J",
                "lastName": "Mondal"
            },
            {
                "id": 37085388679,
                "preferredName": "Alak Majumder",
                "firstName": "Alak",
                "lastName": "Majumder"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064845",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064845",
        "articleTitle": "Backward compatible MIL-STD-1553B analog transceiver upgrade for 100-Mb/s data rate",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085523136,
                "preferredName": "Prateek Pendyala",
                "firstName": "Prateek",
                "lastName": "Pendyala"
            },
            {
                "id": 38562581100,
                "preferredName": "Vijaya Sankara Rao Pasupureddi",
                "firstName": "Vijaya Sankara Rao",
                "lastName": "Pasupureddi"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064851",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064851",
        "articleTitle": "Guided shifting of test pattern to minimize test time in serial scan",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37547940000,
                "preferredName": "Jaynarayan T Tudu",
                "firstName": "Jaynarayan T",
                "lastName": "Tudu"
            },
            {
                "id": 37085687219,
                "preferredName": "Satyadev Ahlawat",
                "firstName": "Satyadev",
                "lastName": "Ahlawat"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064892",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064892",
        "articleTitle": "Design, integration and performance analysis of ΣΔ ADC for capacitive sensor interfacing",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086213279,
                "preferredName": "Procheta Chatterjee",
                "firstName": "Procheta",
                "lastName": "Chatterjee"
            },
            {
                "id": 38047174500,
                "preferredName": "Sougata Kar",
                "firstName": "Sougata",
                "lastName": "Kar"
            },
            {
                "id": 37389918400,
                "preferredName": "Siddhartha Sen",
                "firstName": "Siddhartha",
                "lastName": "Sen"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064894",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064894",
        "articleTitle": "Formal verification of switched capacitor DC to DC power converter using circuit simulation traces",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085875773,
                "preferredName": "Ambuj Mishra",
                "firstName": "Ambuj",
                "lastName": "Mishra"
            },
            {
                "id": 37085874598,
                "preferredName": "Subir K Roy",
                "firstName": "Subir K",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064898",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064898",
        "articleTitle": "Data dependent spurious power reduction for fixed width multiplier",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086241008,
                "preferredName": "Bharti Navlani",
                "firstName": "Bharti",
                "lastName": "Navlani"
            },
            {
                "id": 37085715479,
                "preferredName": "Pankaj Joshi",
                "firstName": "Pankaj",
                "lastName": "Joshi"
            },
            {
                "id": 37927695600,
                "preferredName": "Raghavendra B. Deshmukh",
                "firstName": "Raghavendra B.",
                "lastName": "Deshmukh"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064865",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064865",
        "articleTitle": "Switched-capacitor circuit simulator in Q-V domain including nonidealities",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086231236,
                "preferredName": "G. Muralidhar",
                "firstName": "G.",
                "lastName": "Muralidhar"
            },
            {
                "id": 37085905656,
                "preferredName": "G. Dinesh",
                "firstName": "G.",
                "lastName": "Dinesh"
            },
            {
                "id": 37947279100,
                "preferredName": "Binsu J Kailath",
                "firstName": "Binsu J",
                "lastName": "Kailath"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064875",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064875",
        "articleTitle": "Double Patterning Lithography (DPL)-compliant layout construction (DCLC) with area-stitch usage tradeoff",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086237474,
                "preferredName": "Debasis Pal",
                "firstName": "Debasis",
                "lastName": "Pal"
            },
            {
                "id": 37086240048,
                "preferredName": "Abir Pramanik",
                "firstName": "Abir",
                "lastName": "Pramanik"
            },
            {
                "id": 37288667500,
                "preferredName": "Parthasarathi Dasgupta",
                "firstName": "Parthasarathi",
                "lastName": "Dasgupta"
            },
            {
                "id": 37272244300,
                "preferredName": "Debesh Kumar Das",
                "firstName": "Debesh Kumar",
                "lastName": "Das"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064838",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064838",
        "articleTitle": "Tutorials in VDAT 2016",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": []
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064880",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064880",
        "articleTitle": "SAT: A new application mapping method for power optimization in 2D — NoC",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086243011,
                "preferredName": "Aravindhan Alagarsamy",
                "firstName": "Aravindhan",
                "lastName": "Alagarsamy"
            },
            {
                "id": 37086881145,
                "preferredName": "Lakshminaraynan Gopalakrishnan",
                "firstName": "Lakshminaraynan",
                "lastName": "Gopalakrishnan"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064842",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064842",
        "articleTitle": "BDD based synthesis technique for design of high-speed memristor based circuits",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085885820,
                "preferredName": "Anindita Chakraborty",
                "firstName": "Anindita",
                "lastName": "Chakraborty"
            },
            {
                "id": 37086028668,
                "preferredName": "Rakesh Das",
                "firstName": "Rakesh",
                "lastName": "Das"
            },
            {
                "id": 37086028457,
                "preferredName": "Chandan Bandopadhyay",
                "firstName": "Chandan",
                "lastName": "Bandopadhyay"
            },
            {
                "id": 37284440200,
                "preferredName": "Hafizur Rahaman",
                "firstName": "Hafizur",
                "lastName": "Rahaman"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064866",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064866",
        "articleTitle": "JSCAN: A joint-scan DFT architecture to minimize test time, pattern volume, and power",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37547940000,
                "preferredName": "Jaynarayan Tudu",
                "firstName": "Jaynarayan",
                "lastName": "Tudu"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064881",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064881",
        "articleTitle": "On determination of instantaneous peak and cycle peak switching using ILP",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086004986,
                "preferredName": "Rohini Gulve",
                "firstName": "Rohini",
                "lastName": "Gulve"
            },
            {
                "id": 37086073124,
                "preferredName": "Nihar Hage",
                "firstName": "Nihar",
                "lastName": "Hage"
            },
            {
                "id": 37547940000,
                "preferredName": "Jaynarayan Tudu",
                "firstName": "Jaynarayan",
                "lastName": "Tudu"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064889",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064889",
        "articleTitle": "EG0N: Portable in-situ energy measurement for low-power sensor devices",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086009991,
                "preferredName": "Nils Heitmann",
                "firstName": "Nils",
                "lastName": "Heitmann"
            },
            {
                "id": 38228214900,
                "preferredName": "Philipp Kindt",
                "firstName": "Philipp",
                "lastName": "Kindt"
            },
            {
                "id": 37275896800,
                "preferredName": "Samarjit Chakraborty",
                "firstName": "Samarjit",
                "lastName": "Chakraborty"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064876",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064876",
        "articleTitle": "A Pre-RTL floorplanner tool for automated CMP design space exploration with thermal awareness",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085398914,
                "preferredName": "Sri Harsha Gade",
                "firstName": "Sri Harsha",
                "lastName": "Gade"
            },
            {
                "id": 37086255095,
                "preferredName": "Praveen Kumar",
                "firstName": "Praveen",
                "lastName": "Kumar"
            },
            {
                "id": 37530033400,
                "preferredName": "Sujay Deb",
                "firstName": "Sujay",
                "lastName": "Deb"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064878",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064878",
        "articleTitle": "On minimization of test power through modified scan flip-flop",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085687219,
                "preferredName": "Satyadev Ahlawat",
                "firstName": "Satyadev",
                "lastName": "Ahlawat"
            },
            {
                "id": 37547940000,
                "preferredName": "Jaynarayan T. Tudu",
                "firstName": "Jaynarayan T.",
                "lastName": "Tudu"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064887",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064887",
        "articleTitle": "Planning based guided reconstruction of corner cases in architectural validation",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37591197700,
                "preferredName": "Rajib Lochan Jana",
                "firstName": "Rajib Lochan",
                "lastName": "Jana"
            },
            {
                "id": 37086236345,
                "preferredName": "Shashank Kuchibhotla",
                "firstName": "Shashank",
                "lastName": "Kuchibhotla"
            },
            {
                "id": 37291483800,
                "preferredName": "Soumyajit Dey",
                "firstName": "Soumyajit",
                "lastName": "Dey"
            },
            {
                "id": 37288667600,
                "preferredName": "Pallab Dasgupta",
                "firstName": "Pallab",
                "lastName": "Dasgupta"
            },
            {
                "id": 37086245713,
                "preferredName": "Rakesh Kumar",
                "firstName": "Rakesh",
                "lastName": "Kumar"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064856",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064856",
        "articleTitle": "Synthesis of scheduler automata guaranteeing stability and reliability of embedded control systems",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085536657,
                "preferredName": "Saurav Kumar Ghosh",
                "firstName": "Saurav Kumar",
                "lastName": "Ghosh"
            },
            {
                "id": 37085362250,
                "preferredName": "Akash Mondal",
                "firstName": "Akash",
                "lastName": "Mondal"
            },
            {
                "id": 37085896047,
                "preferredName": "Souradeep Dutta",
                "firstName": "Souradeep",
                "lastName": "Dutta"
            },
            {
                "id": 37401566000,
                "preferredName": "Aritra Hazra",
                "firstName": "Aritra",
                "lastName": "Hazra"
            },
            {
                "id": 37291483800,
                "preferredName": "Soumyajit Dey",
                "firstName": "Soumyajit",
                "lastName": "Dey"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064886",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064886",
        "articleTitle": "Tag only storage for capacity optimised last level cache in chip multiprocessors",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086216280,
                "preferredName": "Surajit Das",
                "firstName": "Surajit",
                "lastName": "Das"
            },
            {
                "id": 37085465521,
                "preferredName": "Shirshendu Das",
                "firstName": "Shirshendu",
                "lastName": "Das"
            },
            {
                "id": 37266891700,
                "preferredName": "Hemangee K. Kapoor",
                "firstName": "Hemangee K.",
                "lastName": "Kapoor"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064869",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064869",
        "articleTitle": "Skip-scan: A methodology for test time reduction",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37086014207,
                "preferredName": "Binod Kumar",
                "firstName": "Binod",
                "lastName": "Kumar"
            },
            {
                "id": 37086178631,
                "preferredName": "Boda Nehru",
                "firstName": "Boda",
                "lastName": "Nehru"
            },
            {
                "id": 37086027837,
                "preferredName": "Brajesh Pandey",
                "firstName": "Brajesh",
                "lastName": "Pandey"
            },
            {
                "id": 37547940000,
                "preferredName": "Jaynarayan Tudu",
                "firstName": "Jaynarayan",
                "lastName": "Tudu"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064873",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064873",
        "articleTitle": "Pre-layout module wise decap allocation for noise suppression and accurate delay estimation of SoC",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085357238,
                "preferredName": "Moumita Chakraborty",
                "firstName": "Moumita",
                "lastName": "Chakraborty"
            },
            {
                "id": 37721797200,
                "preferredName": "Amlan Chakrabarti",
                "firstName": "Amlan",
                "lastName": "Chakrabarti"
            },
            {
                "id": 37086220743,
                "preferredName": "Partha Mitra",
                "firstName": "Partha",
                "lastName": "Mitra"
            },
            {
                "id": 38287233000,
                "preferredName": "Debasri Saha",
                "firstName": "Debasri",
                "lastName": "Saha"
            },
            {
                "id": 37085349017,
                "preferredName": "Krishnendu Guha",
                "firstName": "Krishnendu",
                "lastName": "Guha"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064846",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064846",
        "articleTitle": "Design and measurement techniques for a low noise amplifier in a receiver chain for MedRadio spectrum of 401–406 MHz frequency band",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37089268164,
                "preferredName": "Abhishek Srivastava",
                "firstName": "Abhishek",
                "lastName": "Srivastava"
            },
            {
                "id": 37086004523,
                "preferredName": "Nithin Sankar",
                "firstName": "Nithin",
                "lastName": "Sankar"
            },
            {
                "id": 37086157433,
                "preferredName": "K. K. Rakesh",
                "firstName": "K. K.",
                "lastName": "Rakesh"
            },
            {
                "id": 37085433724,
                "preferredName": "Baibhab Chatterjee",
                "firstName": "Baibhab",
                "lastName": "Chatterjee"
            },
            {
                "id": 37085355782,
                "preferredName": "Devarshi Das",
                "firstName": "Devarshi",
                "lastName": "Das"
            },
            {
                "id": 37570324200,
                "preferredName": "Maryam Shojaei Baghini",
                "firstName": "Maryam Shojaei",
                "lastName": "Baghini"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064872",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064872",
        "articleTitle": "Synthesis aware sample preparation techniques using random sample sets in DMFB",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37958578500,
                "preferredName": "Pranab Roy",
                "firstName": "Pranab",
                "lastName": "Roy"
            },
            {
                "id": 37086254360,
                "preferredName": "Sudeshna Chakraborty",
                "firstName": "Sudeshna",
                "lastName": "Chakraborty"
            },
            {
                "id": 37284440200,
                "preferredName": "Hafizur Rahaman",
                "firstName": "Hafizur",
                "lastName": "Rahaman"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064839",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064839",
        "articleTitle": "Variability and reliability aware surrogate model for sensing delay analysis of SRAM sense amplifier",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 38003033700,
                "preferredName": "Sapna Khandelwal",
                "firstName": "Sapna",
                "lastName": "Khandelwal"
            },
            {
                "id": 37086238696,
                "preferredName": "Jyoti Meena",
                "firstName": "Jyoti",
                "lastName": "Meena"
            },
            {
                "id": 38001248900,
                "preferredName": "Lokesh Garg",
                "firstName": "Lokesh",
                "lastName": "Garg"
            },
            {
                "id": 37992199600,
                "preferredName": "Dharmendar Boolchandani",
                "firstName": "Dharmendar",
                "lastName": "Boolchandani"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064857",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064857",
        "articleTitle": "An efficient FPGA-based function profiler for embedded system applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": [
            {
                "id": 37085882160,
                "preferredName": "Pavan Kumar Nadimpalli",
                "firstName": "Pavan Kumar",
                "lastName": "Nadimpalli"
            },
            {
                "id": 37085874598,
                "preferredName": "Subir K Roy",
                "firstName": "Subir K",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064832",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064832",
        "articleTitle": "Welcome message",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": []
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064836",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064836",
        "articleTitle": "Technical program committee",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": []
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064833",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064833",
        "articleTitle": "Message from the general chairs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "3",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": []
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064834",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064834",
        "articleTitle": "Program chairs message",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": []
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064835",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064835",
        "articleTitle": "Track-wise list of papers",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": []
    },
    {
        "publicationNumber": "8059694",
        "doi": "10.1109/ISVDAT.2016.8064837",
        "publicationYear": "2016",
        "publicationDate": "24-27 May 2016",
        "articleNumber": "8064837",
        "articleTitle": "List of sub-reviewers",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2016 20th International Symposium on VLSI Design and Test (VDAT)",
        "authors": []
    }
]