<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>FPGA中乘法器的加速运算 | LiMingXiang's Record</title><meta name="author"><meta name="copyright"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="数字逻辑与系统设计设计报告项目内容 题目：8位乘法器\实现的功能:  输入为两个8位有符号数或无符号数，输出16位相乘结果 采用Booth算法对乘法转化为部分和求和 采用Wallace算法减少部分和求和时所使用的全加器数量   编译器及测试仿真环境 win11系统，EDA环境为Quartus，EDA软件版本为18.0，验证板卡为DE10Lite，波形仿真软件为Modelsim，软件版本为SE-64">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA中乘法器的加速运算">
<meta property="og:url" content="http://love-learning-li.github.io/2025/05/22/8_bits_multiplier/index.html">
<meta property="og:site_name" content="LiMingXiang&#39;s Record">
<meta property="og:description" content="数字逻辑与系统设计设计报告项目内容 题目：8位乘法器\实现的功能:  输入为两个8位有符号数或无符号数，输出16位相乘结果 采用Booth算法对乘法转化为部分和求和 采用Wallace算法减少部分和求和时所使用的全加器数量   编译器及测试仿真环境 win11系统，EDA环境为Quartus，EDA软件版本为18.0，验证板卡为DE10Lite，波形仿真软件为Modelsim，软件版本为SE-64">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://love-learning-li.github.io/img/butterfly-icon.png">
<meta property="article:published_time" content="2025-05-22T03:31:44.217Z">
<meta property="article:modified_time" content="2025-05-22T04:32:48.234Z">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://love-learning-li.github.io/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "FPGA中乘法器的加速运算",
  "url": "http://love-learning-li.github.io/2025/05/22/8_bits_multiplier/",
  "image": "http://love-learning-li.github.io/img/butterfly-icon.png",
  "datePublished": "2025-05-22T03:31:44.217Z",
  "dateModified": "2025-05-22T04:32:48.234Z",
  "author": [
    {
      "@type": "Person",
      "name": null,
      "url": "http://love-learning-li.github.io/"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://love-learning-li.github.io/2025/05/22/8_bits_multiplier/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA中乘法器的加速运算',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div class="post" id="body-wrap"><header class="post-bg" id="page-header"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">LiMingXiang's Record</span></a><a class="nav-page-title" href="/"><span class="site-name">FPGA中乘法器的加速运算</span></a></span><div id="menus"></div></nav><div id="post-info"><h1 class="post-title">FPGA中乘法器的加速运算</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-05-22T03:31:44.217Z" title="发表于 2025-05-22 11:31:44">2025-05-22</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-05-22T04:32:48.234Z" title="更新于 2025-05-22 12:32:48">2025-05-22</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1 id="数字逻辑与系统设计设计报告"><a href="#数字逻辑与系统设计设计报告" class="headerlink" title="数字逻辑与系统设计设计报告"></a>数字逻辑与系统设计设计报告</h1><h2 id="项目内容"><a href="#项目内容" class="headerlink" title="项目内容"></a>项目内容</h2><blockquote>
<p>题目：8位乘法器\<br>实现的功能:</p>
<ul>
<li>输入为两个8位有符号数或无符号数，输出16位相乘结果</li>
<li>采用Booth算法对乘法转化为部分和求和</li>
<li>采用Wallace算法减少部分和求和时所使用的全加器数量</li>
</ul>
</blockquote>
<h3 id="编译器及测试仿真环境"><a href="#编译器及测试仿真环境" class="headerlink" title="编译器及测试仿真环境"></a>编译器及测试仿真环境</h3><blockquote>
<p>win11系统，EDA环境为<code>Quartus</code>，EDA软件版本为<code>18.0</code>，验证板卡为<code>DE10Lite</code>，波形仿真软件为<code>Modelsim</code>，软件版本为<code>SE-64 2020.4</code></p>
</blockquote>
<h3 id="该8位乘法器设计特点"><a href="#该8位乘法器设计特点" class="headerlink" title="该8位乘法器设计特点"></a>该8位乘法器设计特点</h3><blockquote>
<p>本文采用<code>Radix-4 Booth乘法器</code>对乘法运算化简为<code>4个部分和</code>求和；同时对化简后的部分和采用<code>Wallace树</code>算法进行加速运算，减少全加器和半加器数量的使用。</p>
</blockquote>
<h3 id="Radix-4-Booth算法"><a href="#Radix-4-Booth算法" class="headerlink" title="Radix-4 Booth算法"></a>Radix-4 Booth算法</h3><p><strong>Booth算法原理:</strong></p>
<p>对于8位有符号数A可以表示为如(1)式所示，其中用$A_{i}$表示A的第$i$位:</p>
<script type="math/tex; mode=display">
\begin{align}
    A = -A_{7}\times 2^{7} + \sum_{i=0}^{6} A_{i} \times 2^{i}
\end{align}</script><p>同时考虑对$A_{i}$进行如下分解:</p>
<script type="math/tex; mode=display">
\begin{align}
    A_{i} = A_{i} \times ( 2^{i+1} - 2\times 2^{i } )
\end{align}</script><p>进而可以对8位有符号数A进行如下分解，补充定义$A_{-1}=0$得:</p>
<script type="math/tex; mode=display">
\begin{align}
    A =& -A_{7}\times 2^{7} + \sum_{i=0}^{6} A_{i} \times 2^{i} \notag\\
    =& -A_{7} \cdot 2^{7} + A_{6} \cdot 2^{6} +  A_{5} \cdot ( 2^{6} - 2 2^{4} ) \notag\\
     &  + A_{4} \cdot ( 2^{5} - 2\times 2^{3} ) + ... + A_{0} \cdot  2^{0} \notag\\
    =& (-2A_{7} + A_{6} + A_{5})\cdot 2^{6} + (-2A_{5} + A_{4} + A_{3})\cdot 2^{4} \notag\\
    &+ (-2A_{3} + A_{2} + A_{1})\cdot 2^{2} + (-2A_{1} + A_{0} + A_{-1})\cdot 2^{0} \notag\\
    =& Coef_{3}\cdot 2^{6} + Coef_{2}\cdot 2^{4} + Coef_{1}\cdot 2^{2} + Coef_{0}\cdot 2^{0} \\
\end{align}</script><p>因此$A\times B$可表示如下式所示:</p>
<script type="math/tex; mode=display">
\begin{align}
    A\times B=&Coef_{3}\cdot 2^{6}\times B + Coef_{2}\cdot 2^{4}\times B \notag\\
     &+ Coef_{1}\cdot 2^{2}\times B + Coef_{0}\cdot 2^{0}\times B
\end{align}</script><p>可以发现$2^{i},i=0,2,4,6$前的系数是由$A<em>{i},A</em>{i+1},A<em>{i+1}$构成的形式相近的式子，不妨记为$Coef$，故$Coef$与$A</em>{i}$,$A<em>{i+1}$,$A</em>{i+1}$满足的关系如下表所示:</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>$A_{i+1}$</th>
<th>$A_{i}$</th>
<th>$A_{i-1}$</th>
<th>$Coef$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>-2</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>-1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>-1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
</div>
<p>故可以将两个8位有符号数A,B的乘积$A\times B$转变为4个部分和的形式，实现计算量和资源使用量的减少。同时$Coef$的系数是有限的，故我们可以将$Coef$对应的操作按如下方式使用寄存器提前存储。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">p &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line"><span class="comment">// 完成 M 的位扩展，为防止 2M 溢出，因此扩展到 16 位</span></span><br><span class="line">M &lt;= &#123;&#123;<span class="number">8</span>&#123;multiplicand[<span class="number">7</span>]&#125;&#125;,multiplicand&#125;;</span><br><span class="line"><span class="comment">// 完成 -M 的位扩展，为防止 -2M 溢出，因此扩展到 16 位</span></span><br><span class="line">M_shadow &lt;= &#123;&#123;<span class="number">8</span>&#123;~multiplicand[<span class="number">7</span>]&#125;&#125;,~multiplicand+<span class="number">1&#x27;b1</span>&#125;;</span><br><span class="line"><span class="comment">// 完成 2M 的位扩展，为防止 2M 溢出，因此扩展到 16 位</span></span><br><span class="line">M2 &lt;= &#123;&#123;<span class="number">8</span>&#123;multiplicand[<span class="number">7</span>]&#125;&#125;, multiplicand &lt;&lt; <span class="number">1</span>&#125;;</span><br><span class="line"><span class="comment">// 完成 -2M 的位扩展，为防止 -2M 溢出，因此扩展到 16 位</span></span><br><span class="line">M2_shadow &lt;= &#123;&#123;<span class="number">8</span>&#123;~multiplicand[<span class="number">7</span>]&#125;&#125;, (~multiplicand+<span class="number">1&#x27;b1</span>) &lt;&lt; <span class="number">1</span>&#125;;</span><br><span class="line"><span class="comment">// N 来选择 booth 的操作，因此用来寄存乘数的值，最后补一个 0，相当于y_&#123;-1&#125;</span></span><br><span class="line">N &lt;= &#123;multiplier,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">shift_num &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">i &lt;= i + <span class="number">1&#x27;b1</span>;</span><br></pre></td></tr></table></figure>
<p>同时定义RSTn和done信号用于表征乘法运算的开始和结束，同时利用case语句实现对4个部分和的逐次表征，并利用多个$if$语句实现对$Coef$的判断进而实现对部分和形式的确定。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> booth_multiply#(</span><br><span class="line">    <span class="keyword">parameter</span> DATAWIDTH = <span class="number">8</span><span class="comment">//定义符号数宽度为8bit</span></span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span>                            CLK,<span class="comment">//定义系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>                            RSTn,<span class="comment">//定义复位信号RSTn</span></span><br><span class="line">    <span class="keyword">input</span>                            START,<span class="comment">//定义乘法器工作开启信号，拉低时有效</span></span><br><span class="line">    <span class="keyword">input</span>  [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ]     A,<span class="comment">//定义multiplier</span></span><br><span class="line">    <span class="keyword">input</span>  [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ]     B,<span class="comment">//定义multiplicand</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> [ DATAWIDTH * <span class="number">2</span> - <span class="number">1</span> : <span class="number">0</span> ] RESULT,<span class="comment">//定义product</span></span><br><span class="line">    <span class="keyword">output</span>                           Done<span class="comment">//定义乘法器工作结束信号，拉高时有效</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ] i;</span><br><span class="line"><span class="keyword">reg</span> [ DATAWIDTH * <span class="number">2</span> : <span class="number">0</span> ] P;</span><br><span class="line"><span class="keyword">reg</span> [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ] A_reg;</span><br><span class="line"><span class="keyword">reg</span> [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ] A_bm;</span><br><span class="line"><span class="keyword">reg</span> [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ] N;</span><br><span class="line"><span class="keyword">reg</span> [ DATAWIDTH * <span class="number">2</span> : <span class="number">0</span> ] result_reg;</span><br><span class="line"><span class="keyword">reg</span>                       isDone;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ ( <span class="keyword">posedge</span> CLK <span class="keyword">or</span> <span class="keyword">negedge</span> RSTn )</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!RSTn)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        i &lt;= <span class="number">0</span>;</span><br><span class="line">        P &lt;= <span class="number">0</span>;</span><br><span class="line">        A_reg &lt;= <span class="number">0</span>;</span><br><span class="line">        A_bm &lt;= <span class="number">0</span>;</span><br><span class="line">        result_reg &lt;= <span class="number">0</span>;</span><br><span class="line">        N &lt;=<span class="number">0</span>;</span><br><span class="line">        isDone &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span> (START)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (i)</span><br><span class="line"></span><br><span class="line">        <span class="number">0</span>:<span class="keyword">begin</span></span><br><span class="line">          A_reg &lt;= A;<span class="comment">//计算A的补码,方便后面的+-操作</span></span><br><span class="line">          A_bm &lt;= ~A + <span class="number">1&#x27;b1</span>;    </span><br><span class="line">          P &lt;= &#123; <span class="number">8&#x27;d0</span>, B, <span class="number">1&#x27;b0</span> &#125;;  <span class="comment">//B add to last 8bit of P</span></span><br><span class="line">          i &lt;= i + <span class="number">1&#x27;b1</span>;</span><br><span class="line">          N &lt;= <span class="number">0</span>;</span><br><span class="line">          <span class="keyword">end</span><span class="comment">//operating 这一个状态用来判断最低两位，然后决定执行什么操作</span></span><br><span class="line">        <span class="number">1</span>:<span class="keyword">begin</span></span><br><span class="line">          <span class="keyword">if</span> (N == DATAWIDTH)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">            N &lt;= <span class="number">0</span>;</span><br><span class="line">            i &lt;= i + <span class="number">2&#x27;b10</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">				<span class="keyword">else</span> <span class="keyword">if</span> (P[<span class="number">1</span>:<span class="number">0</span>] == <span class="number">2&#x27;b00</span> | P[<span class="number">1</span>:<span class="number">0</span>] == <span class="number">2&#x27;b11</span>)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">            P &lt;= P;</span><br><span class="line">            i &lt;= i + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">				<span class="keyword">else</span> <span class="keyword">if</span> (P[<span class="number">1</span>:<span class="number">0</span>] == <span class="number">2&#x27;b01</span>)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">            P &lt;= &#123;P[<span class="number">16</span>:<span class="number">9</span>] + A_reg,P[<span class="number">8</span>:<span class="number">0</span>]&#125;;</span><br><span class="line">            i &lt;= i + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">				<span class="keyword">else</span> <span class="keyword">if</span> (P[<span class="number">1</span>:<span class="number">0</span>] == <span class="number">2&#x27;b10</span>)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">            P &lt;= &#123;P[<span class="number">16</span>:<span class="number">9</span>] + A_bm,P[<span class="number">8</span>:<span class="number">0</span>]&#125;;</span><br><span class="line">            i &lt;= i + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">		  <span class="keyword">end</span></span><br><span class="line">            <span class="comment">//shift 这是无论最低两位是什么，最后都要执行的移位操作</span></span><br><span class="line">        <span class="number">2</span>:</span><br><span class="line">          <span class="keyword">begin</span></span><br><span class="line">          P &lt;= &#123;P[<span class="number">16</span>],P[<span class="number">16</span>:<span class="number">1</span>]&#125;;</span><br><span class="line">          N &lt;= N + <span class="number">1&#x27;b1</span>;</span><br><span class="line">          i &lt;= i - <span class="number">1&#x27;b1</span>;</span><br><span class="line">          <span class="keyword">end</span></span><br><span class="line">        <span class="number">3</span>:</span><br><span class="line">          <span class="keyword">begin</span></span><br><span class="line">          isDone &lt;= <span class="number">1</span>;</span><br><span class="line">          result_reg &lt;= P;</span><br><span class="line">          i &lt;= i + <span class="number">1&#x27;b1</span>;</span><br><span class="line">		  <span class="keyword">end</span></span><br><span class="line">        <span class="number">4</span>:</span><br><span class="line">          <span class="keyword">begin</span></span><br><span class="line">          isDone &lt;= <span class="number">0</span>;</span><br><span class="line">          i &lt;= <span class="number">0</span>;</span><br><span class="line">          <span class="keyword">end</span></span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> Done = isDone;</span><br><span class="line"><span class="keyword">assign</span> RESULT = result_reg[<span class="number">16</span>:<span class="number">1</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="仿真测试与波形查看"><a href="#仿真测试与波形查看" class="headerlink" title="仿真测试与波形查看"></a>仿真测试与波形查看</h3><ul>
<li>testbench代码撰写如下:</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//注若要完整运行所有结果，至少运行1400ns</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span>  1ns / 1ps    </span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> tb_booth_multiply;</span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span> PERIOD     = <span class="number">10</span>;<span class="comment">//定义时钟周期</span></span><br><span class="line"><span class="keyword">parameter</span> DATAWIDTH  = <span class="number">8</span>;<span class="comment">// 定义乘数和被乘数的位宽</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 定义输出信号为寄存器reg类型</span></span><br><span class="line"><span class="keyword">reg</span>   CLK                                  = <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">reg</span>   RSTn                                 = <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">reg</span>   START                                = <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">reg</span>   [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ]  A             = <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">reg</span>   [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ]  B             = <span class="number">0</span> ;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 定义输出信号为线网wire类型</span></span><br><span class="line"><span class="keyword">wire</span>  [ DATAWIDTH * <span class="number">2</span> - <span class="number">1</span> : <span class="number">0</span> ]  RESULT    ;</span><br><span class="line"><span class="keyword">wire</span>  Done                                 ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">forever</span> <span class="variable">#(PERIOD/2)</span>  CLK=~CLK;<span class="comment">//时钟周期没到一半时钟信号翻转一次</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="variable">#(PERIOD)</span> RSTn  =  <span class="number">1</span>;START = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">booth_multiply #(</span><br><span class="line">    <span class="variable">.DATAWIDTH</span> ( DATAWIDTH ))</span><br><span class="line"> u_booth_multiply (</span><br><span class="line">    <span class="variable">.CLK</span>                     ( CLK                               ),</span><br><span class="line">    <span class="variable">.RSTn</span>                    ( RSTn                              ),</span><br><span class="line">    <span class="variable">.START</span>                   ( START                             ),</span><br><span class="line">    <span class="variable">.A</span>                       ( A       [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ]     ),</span><br><span class="line">    <span class="variable">.B</span>                       ( B       [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ]     ),</span><br><span class="line"></span><br><span class="line">    <span class="variable">.RESULT</span>                  ( RESULT  [ DATAWIDTH * <span class="number">2</span> - <span class="number">1</span> : <span class="number">0</span> ] ),</span><br><span class="line">    <span class="variable">.Done</span>                    ( Done                              )</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    A = <span class="number">2</span>;</span><br><span class="line">    B = <span class="number">4</span>;<span class="comment">//正确输出结果应为8</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = <span class="number">3</span>;</span><br><span class="line">    B = <span class="number">5</span>;<span class="comment">//正确输出结果应为15</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = -<span class="number">4</span>;</span><br><span class="line">    B = <span class="number">6</span>;<span class="comment">//正确输出结果应为-24</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = <span class="number">123</span>;</span><br><span class="line">    B = -<span class="number">56</span>;<span class="comment">//正确输出结果应为-6888</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = <span class="number">99</span>;</span><br><span class="line">    B = <span class="number">44</span>;<span class="comment">//正确输出结果应为4356</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = -<span class="number">34</span>;</span><br><span class="line">    B = -<span class="number">66</span>;<span class="comment">//正确输出结果应为2244</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = <span class="number">23</span>;</span><br><span class="line">    B = <span class="number">12</span>;<span class="comment">//正确输出结果应为276</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = <span class="number">111</span>;</span><br><span class="line">    B = <span class="number">100</span>;<span class="comment">//正确输出结果应为11100</span></span><br><span class="line">    #<span class="number">400</span></span><br><span class="line">    <span class="built_in">$finish</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>同时仿真波形如下图1所示:</p>
<p><img src="https://www.helloimg.com/i/2025/01/07/677d16e644c82.png" alt="图1 非随机数仿真波形"></p>
<p>同时如果检测该乘法器对所有8位有符号数相乘的可行性，则上述在testbench中手动设置乘数和被乘数的方法则会过于麻烦，因此也可以考虑如下方法来设置随机数仿真。</p>
<ul>
<li>随机数型乘法器仿真testbench代码可补充如下:</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span>  1ns / 1ps    </span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> tb_booth_multiply;<span class="comment">//random版</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span> PERIOD     = <span class="number">10</span>;<span class="comment">//定义时钟周期</span></span><br><span class="line"><span class="keyword">parameter</span> DATAWIDTH  = <span class="number">8</span>;<span class="comment">// 定义乘数和被乘数的位宽</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 定义输出信号为寄存器reg类型</span></span><br><span class="line"><span class="keyword">reg</span>   CLK                                  = <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">reg</span>   RSTn                                 = <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">reg</span>   START                                = <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">reg</span>   [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ]  A             = <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">reg</span>   [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ]  B             = <span class="number">0</span> ;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 定义输出信号为线网wire类型</span></span><br><span class="line"><span class="keyword">wire</span>  [ DATAWIDTH * <span class="number">2</span> - <span class="number">1</span> : <span class="number">0</span> ]  RESULT    ;</span><br><span class="line"><span class="keyword">wire</span>  Done                                 ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">forever</span> <span class="variable">#(PERIOD/2)</span>  CLK=~CLK;<span class="comment">//时钟周期没到一半时钟信号翻转一次</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="variable">#(PERIOD)</span> RSTn  =  <span class="number">1</span>;START = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">booth_multiply #(</span><br><span class="line">    <span class="variable">.DATAWIDTH</span> ( DATAWIDTH ))</span><br><span class="line"> u_booth_multiply (</span><br><span class="line">    <span class="variable">.CLK</span>                     ( CLK                               ),</span><br><span class="line">    <span class="variable">.RSTn</span>                    ( RSTn                              ),</span><br><span class="line">    <span class="variable">.START</span>                   ( START                             ),</span><br><span class="line">    <span class="variable">.A</span>                       ( A       [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ]     ),</span><br><span class="line">    <span class="variable">.B</span>                       ( B       [ DATAWIDTH - <span class="number">1</span> : <span class="number">0</span> ]     ),</span><br><span class="line"></span><br><span class="line">    <span class="variable">.RESULT</span>                  ( RESULT  [ DATAWIDTH * <span class="number">2</span> - <span class="number">1</span> : <span class="number">0</span> ] ),</span><br><span class="line">    <span class="variable">.Done</span>                    ( Done                              )</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    A = <span class="number">2</span>;</span><br><span class="line">    B = <span class="number">4</span>;<span class="comment">//正确输出结果应为8</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = <span class="number">3</span>;</span><br><span class="line">    B = <span class="number">5</span>;<span class="comment">//正确输出结果应为15</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = -<span class="number">4</span>;</span><br><span class="line">    B = <span class="number">6</span>;<span class="comment">//正确输出结果应为-24</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = <span class="number">123</span>;</span><br><span class="line">    B = -<span class="number">56</span>;<span class="comment">//正确输出结果应为-6888</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = <span class="number">99</span>;</span><br><span class="line">    B = <span class="number">44</span>;<span class="comment">//正确输出结果应为4356</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = -<span class="number">34</span>;</span><br><span class="line">    B = -<span class="number">66</span>;<span class="comment">//正确输出结果应为2244</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = <span class="number">23</span>;</span><br><span class="line">    B = <span class="number">12</span>;<span class="comment">//正确输出结果应为276</span></span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    A = <span class="number">111</span>;</span><br><span class="line">    B = <span class="number">100</span>;<span class="comment">//正确输出结果应为11100</span></span><br><span class="line">    #<span class="number">400</span></span><br><span class="line">    <span class="built_in">$finish</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>但verilog中的随机数生成依赖于其中的<code>种子seed</code>，故我们可以直接<code>利用乘数A的值做为下一次random生成所需的种子</code>，这样我们就可以不用每次仿真调整随机数了，为我们测试乘法器的可靠性和鲁棒性带来方便。即将<strong>initial begin里的语句</strong>改成如下所示即可:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">	A = <span class="number">0</span>;</span><br><span class="line">	B = <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">repeat</span>(<span class="number">10</span>) <span class="keyword">begin</span></span><br><span class="line">		#<span class="number">200</span> A = &#123;<span class="built_in">$random</span>(A)&#125;%<span class="number">100</span>;</span><br><span class="line">		B = &#123;<span class="built_in">$random</span>(A-<span class="number">1</span>)&#125;%<span class="number">100</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	#<span class="number">5</span> <span class="built_in">$finish</span>;</span><br><span class="line"><span class="keyword">end</span>	</span><br></pre></td></tr></table></figure>
<p>同时仿真波形如下图2-图3所示:</p>
<p><img src="https://www.helloimg.com/i/2025/01/07/677d16e728300.png" alt="图2 随机数seed=1时仿真波形"></p>
<p><img src="https://www.helloimg.com/i/2025/01/07/677d16e536bf9.png" alt="图3 随机数seed=A时仿真波形"></p>
<h3 id="Wallace算法"><a href="#Wallace算法" class="headerlink" title="Wallace算法"></a>Wallace算法</h3><p>本文采用<code>Wallace算法</code>实现对8位无符号数乘法器的加速，实现了部分和求和时所使用的全加器数量的减少。</p>
<p><strong>全加器与半加器</strong>：全加器是一个三输入两输出的逻辑单元，它可以同时处理两个数据输入位以及一个来自前一级的进位输入，并产生一个本级的和输出以及一个向后一级传递的进位输出。而半加器仅处理两个数据输入位而不考虑前一级的进位，因此它的结构相对简单。</p>
<p>对于8位无符号数相乘，会出现8个部分积，故我们采用4:2压缩器，将其先压缩为4个部分积，再压缩为2个部分积</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//定义16位部分积的4:2压缩器</span></span><br><span class="line"><span class="keyword">module</span> wallace(x, y, out);</span><br><span class="line"><span class="keyword">parameter</span> size = <span class="number">8</span>; <span class="comment">// 定义参数，乘法器的位数(8位无符号数)</span></span><br><span class="line"><span class="keyword">input</span> [size-<span class="number">1</span>:<span class="number">0</span>] x, y; <span class="comment">// 输入y是乘数，x是被乘数</span></span><br><span class="line"><span class="keyword">output</span> [<span class="number">2</span>*size-<span class="number">1</span>:<span class="number">0</span>] out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [size*size-<span class="number">1</span>:<span class="number">0</span>] a; <span class="comment">// a为部分积</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] b0, b1; <span class="comment">// 第一级的输出，包含进位</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] c0, c1, c2, c3; <span class="comment">// 第二级的输出，包含进位</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">5</span>:<span class="number">0</span>] add_a, add_b; <span class="comment">// 第三级的输入</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">6</span>:<span class="number">0</span>] add_out; <span class="comment">// 第三级的输出</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>*size-<span class="number">1</span>:<span class="number">0</span>] out; <span class="comment">// 乘法器的输出（组合逻辑）</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> a = &#123;x[<span class="number">3</span>], x[<span class="number">2</span>], x[<span class="number">3</span>], x[<span class="number">1</span>], x[<span class="number">2</span>], x[<span class="number">3</span>], x[<span class="number">0</span>], x[<span class="number">1</span>],x[<span class="number">2</span>], x[<span class="number">3</span>], x[<span class="number">0</span>], x[<span class="number">1</span>], x[<span class="number">2</span>], x[<span class="number">0</span>], x[<span class="number">1</span>], x[<span class="number">0</span>]&#125;</span><br><span class="line">&amp; &#123;y[<span class="number">3</span>], y[<span class="number">3</span>], y[<span class="number">2</span>], y[<span class="number">3</span>], y[<span class="number">2</span>], y[<span class="number">1</span>], y[<span class="number">3</span>], y[<span class="number">2</span>],y[<span class="number">1</span>], y[<span class="number">0</span>], y[<span class="number">2</span>], y[<span class="number">1</span>], y[<span class="number">0</span>], y[<span class="number">1</span>], y[<span class="number">0</span>], y[<span class="number">0</span>]&#125;; <span class="comment">// 部分积</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 4:2压缩器</span></span><br><span class="line"><span class="keyword">module</span> compressor4_2(i1,i2,i3,i4,cin,c_out,C,S)</span><br><span class="line"><span class="keyword">input</span> i1,i2,i3,i4,cin;</span><br><span class="line"><span class="keyword">output</span> C,S;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> s_temp;</span><br><span class="line"><span class="keyword">assign</span> &#123;cout,s_temp&#125; = i1+i2+i3;<span class="comment">//4:2压缩器中的第一级全加器</span></span><br><span class="line"><span class="keyword">assign</span> &#123;C,S&#125; = cin+s_temp+i4;<span class="comment">//4:2压缩器中的第二级全加器</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> pp_compressor4_2(</span><br><span class="line"><span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] pp_in1,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] pp_in2,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] pp_in3,</span><br><span class="line"><span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] pp_in4,</span><br><span class="line"><span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] C,</span><br><span class="line"><span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] S</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] C_comb;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] S_comb;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] C_temp;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">16</span>:<span class="number">0</span>] C_temp_append_0;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> C_temp_append_0 = &#123;C_temp,<span class="number">1&#x27;b0</span>&#125;;<span class="comment">//[0]位的进位Cin为1&#x27;b0;</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">genvar</span> i;</span><br><span class="line"><span class="keyword">generate</span> </span><br><span class="line">    <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">16</span>;i=i+<span class="number">1</span>)</span><br><span class="line">    <span class="keyword">begin</span>:compressor4_2_inst</span><br><span class="line">        compressor4_2 u_compressor4_2(</span><br><span class="line">            <span class="variable">.i1</span>(pp_in1[i]),</span><br><span class="line">            <span class="variable">.i2</span>(pp_in2[i]),</span><br><span class="line">            <span class="variable">.i3</span>(pp_in3[i]),</span><br><span class="line">            <span class="variable">.i4</span>(pp_in4[i]),</span><br><span class="line">            <span class="variable">.cin</span>(C_temp_append_0[i]),</span><br><span class="line">            <span class="variable">.cout</span>(C_temp_append_0[i+<span class="number">1</span>]),</span><br><span class="line">            <span class="variable">.C</span>(C_comb[i]),</span><br><span class="line">            <span class="variable">.S</span>(S_comb[i])</span><br><span class="line">        );</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endgenerate</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> S=S_comb;</span><br><span class="line"><span class="keyword">assign</span> C=&#123;C_comb[<span class="number">14</span>:<span class="number">0</span>],<span class="number">1&#x27;b0</span>&#125;;<span class="comment">//进位C比Sum高一位，故左移一位</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span>(</span><br><span class="line"><span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line"><span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line"><span class="keyword">output</span>[<span class="number">15</span>:<span class="number">0</span>] S</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] partial_res0;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] partial_res1;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] partial_res2;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] partial_res3;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] partial_res4;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] partial_res5;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] partial_res6;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] partial_res7;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] C1;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] C2;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] C3;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] S1;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] S2;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] S3;</span><br><span class="line"></span><br><span class="line"><span class="comment">//计算8个16位部分积</span></span><br><span class="line"><span class="keyword">assign</span> partial_res0=&#123;<span class="number">8&#x27;b0</span>,b*a[<span class="number">0</span>]&#125;;</span><br><span class="line"><span class="keyword">assign</span> partial_res1=&#123;<span class="number">7&#x27;b0</span>,b*a[<span class="number">1</span>],<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line"><span class="keyword">assign</span> partial_res2=&#123;<span class="number">6&#x27;b0</span>,b*a[<span class="number">2</span>],<span class="number">2&#x27;b0</span>&#125;;</span><br><span class="line"><span class="keyword">assign</span> partial_res3=&#123;<span class="number">5&#x27;b0</span>,b*a[<span class="number">3</span>],<span class="number">3&#x27;b0</span>&#125;;</span><br><span class="line"><span class="keyword">assign</span> partial_res4=&#123;<span class="number">4&#x27;b0</span>,b*a[<span class="number">4</span>],<span class="number">4&#x27;b0</span>&#125;;</span><br><span class="line"><span class="keyword">assign</span> partial_res5=&#123;<span class="number">3&#x27;b0</span>,b*a[<span class="number">5</span>],<span class="number">5&#x27;b0</span>&#125;;</span><br><span class="line"><span class="keyword">assign</span> partial_res6=&#123;<span class="number">2&#x27;b0</span>,b*a[<span class="number">6</span>],<span class="number">6&#x27;b0</span>&#125;;</span><br><span class="line"><span class="keyword">assign</span> partial_res7=&#123;<span class="number">1&#x27;b0</span>,b*a[<span class="number">7</span>],<span class="number">7&#x27;b0</span>&#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">//第一次压缩，将8个部分积压缩为4个部分积</span></span><br><span class="line">pp_compressor4_2 u1(partial_res0,partial_res1,partial_res2,partial_res3,C1,S1);</span><br><span class="line">pp_compressor4_2 u2(partial_res4,partial_res5,partial_res6,partial_res7,C2,S2);</span><br><span class="line"></span><br><span class="line"><span class="comment">//第二次压缩，将4个部分积压缩为2个部分积</span></span><br><span class="line">pp_compressor4_2 u3(C1,S1,C2,S2,C3,S3);</span><br><span class="line"></span><br><span class="line"><span class="comment">//计算最终结果</span></span><br><span class="line"><span class="keyword">assign</span> S = C3+S3;</span><br><span class="line"></span><br></pre></td></tr></table></figure>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://love-learning-li.github.io"></a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://love-learning-li.github.io/2025/05/22/8_bits_multiplier/">http://love-learning-li.github.io/2025/05/22/8_bits_multiplier/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://love-learning-li.github.io" target="_blank">LiMingXiang's Record</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2025/05/22/ADC_parameter/" title="ADC参数总结"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">ADC参数总结</div></div><div class="info-2"><div class="info-item-1">ADC参数总结 FOM:energy-efficiency figure of merit ， 能效值 ， 单位: $nJ/step$  ENOB和resolution的对比    </div></div></div></a><a class="pagination-related" href="/2025/05/22/Comparator_offset_calculate/" title="比较器offset论文研读"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">比较器offset论文研读</div></div><div class="info-2"><div class="info-item-1">比较器offset论文研读笔者最近在做比较器的相关电路，需要仿真offset，如果 $V{FS}=1V$ ，并且是10Bits的ADC的话，则要求offset满足 $V{OS}&lt;\frac{1}{2}LSB=0.48mV$ 。因此仿真计算比较器的offset有重大意义。 遗憾的是笔者在某宝买的虚拟机没有mis模型，跑不了蒙卡，因此笔者也就萌生出了手算offset的想法，故也就有了本文。 offset定义offset定义：当比较器输出达到 $\frac{V{DD}}{2}$ 时，输入端 $V{in}$ 和 $V_{ip}$ 的差值。 首先offset由系统失配和随机失配带来。系统失配指的是电路本身设计所带来的，如下图所示： 系统失配 在图1的二级运放电路图中我们需要保证M3、M4、M6的 $V_{GS}$ 一致，即若实际直流工作点存在偏差的话则会贡献有一部分offset，本文重点分析random...</div></div></div></a></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name"></div><div class="author-info-description">记录自己的学习和笔记</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">18</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">10</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91%E4%B8%8E%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E8%AE%BE%E8%AE%A1%E6%8A%A5%E5%91%8A"><span class="toc-number">1.</span> <span class="toc-text">数字逻辑与系统设计设计报告</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%A1%B9%E7%9B%AE%E5%86%85%E5%AE%B9"><span class="toc-number">1.1.</span> <span class="toc-text">项目内容</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BC%96%E8%AF%91%E5%99%A8%E5%8F%8A%E6%B5%8B%E8%AF%95%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83"><span class="toc-number">1.1.1.</span> <span class="toc-text">编译器及测试仿真环境</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AF%A58%E4%BD%8D%E4%B9%98%E6%B3%95%E5%99%A8%E8%AE%BE%E8%AE%A1%E7%89%B9%E7%82%B9"><span class="toc-number">1.1.2.</span> <span class="toc-text">该8位乘法器设计特点</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Radix-4-Booth%E7%AE%97%E6%B3%95"><span class="toc-number">1.1.3.</span> <span class="toc-text">Radix-4 Booth算法</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E6%B5%8B%E8%AF%95%E4%B8%8E%E6%B3%A2%E5%BD%A2%E6%9F%A5%E7%9C%8B"><span class="toc-number">1.1.4.</span> <span class="toc-text">仿真测试与波形查看</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Wallace%E7%AE%97%E6%B3%95"><span class="toc-number">1.1.5.</span> <span class="toc-text">Wallace算法</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/05/22/MOS(100)_BJT(111)/" title="为什么MOS管常用(100)晶向的晶圆，BJT常用(111)晶向的晶圆？">为什么MOS管常用(100)晶向的晶圆，BJT常用(111)晶向的晶圆？</a><time datetime="2025-05-22T03:31:44.228Z" title="发表于 2025-05-22 11:31:44">2025-05-22</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/05/22/Transmission_gate_CMOS_circuit/" title="利用传输门做二选一选择器的CMOS电路分析">利用传输门做二选一选择器的CMOS电路分析</a><time datetime="2025-05-22T03:31:44.228Z" title="发表于 2025-05-22 11:31:44">2025-05-22</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/05/22/ppt_report/" title="课堂汇报(论文解读)的PPT注意事项">课堂汇报(论文解读)的PPT注意事项</a><time datetime="2025-05-22T03:31:44.228Z" title="发表于 2025-05-22 11:31:44">2025-05-22</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/05/22/the_potential_barrier/" title="关于势垒及衍生问题的一些思考">关于势垒及衍生问题的一些思考</a><time datetime="2025-05-22T03:31:44.228Z" title="发表于 2025-05-22 11:31:44">2025-05-22</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/05/22/semiconductor_physics_midterm_test/" title="半导体物理半期考试参考解析">半导体物理半期考试参考解析</a><time datetime="2025-05-22T03:31:44.228Z" title="发表于 2025-05-22 11:31:44">2025-05-22</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2019 - 2025 By null</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 7.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.3.5</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>