{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1728363454465 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CEG3155-Lab-2 EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"CEG3155-Lab-2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1728363454469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728363454496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728363454496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728363454496 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1728363454566 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1728363454571 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1728363454871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1728363454871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1728363454871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1728363454871 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1728363454871 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 1263 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728363454872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 1265 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728363454872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 1267 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728363454872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 1269 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728363454872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 1271 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728363454872 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1728363454872 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1728363454873 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GReset " "Pin GReset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GReset } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 577 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[0\] " "Pin Sum\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[0] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 567 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[1\] " "Pin Sum\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[1] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 568 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[2\] " "Pin Sum\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[2] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 569 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[3\] " "Pin Sum\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[3] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 570 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[4\] " "Pin Sum\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[4] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 571 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[5\] " "Pin Sum\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[5] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 572 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[6\] " "Pin Sum\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[6] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 573 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[7\] " "Pin Sum\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[7] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 574 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CarryOut " "Pin CarryOut not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CarryOut } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CarryOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 578 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zeroOut " "Pin zeroOut not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { zeroOut } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { zeroOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 575 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OverFlowOut " "Pin OverFlowOut not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OverFlowOut } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OverFlowOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 579 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[3] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 562 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Pin b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[0] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 563 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[0] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 559 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[1] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 560 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[2] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 561 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GClock " "Pin GClock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GClock } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 576 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Pin b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[2] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 565 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Pin b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[1] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 564 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Pin b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[3] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 566 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728363455635 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1728363455635 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "196 " "TimeQuest Timing Analyzer is analyzing 196 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1728363455807 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3155-Lab-2.sdc " "Synopsys Design Constraints File file not found: 'CEG3155-Lab-2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1728363455807 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1728363455808 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455809 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455809 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455810 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455810 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455810 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455810 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455810 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455810 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455810 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455810 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455810 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455810 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455810 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455810 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455811 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455811 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455811 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455811 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455811 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455811 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455811 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363455811 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728363455811 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1728363455813 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1728363455813 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1728363455813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1728363455832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lshift_8bit:lshift_8bit7\|dFF_8bit:dff_inst\|d_FF:dff_inst1\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node lshift_8bit:lshift_8bit7\|dFF_8bit:dff_inst\|d_FF:dff_inst1\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 827 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728363455832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lshift_8bit:lshift_8bit6\|dFF_8bit:dff_inst\|d_FF:dff_inst4\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node lshift_8bit:lshift_8bit6\|dFF_8bit:dff_inst\|d_FF:dff_inst4\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 837 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728363455832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lshift_8bit:lshift_8bit5\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node lshift_8bit:lshift_8bit5\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 861 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728363455832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lshift_8bit:lshift_8bit3\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node lshift_8bit:lshift_8bit3\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 893 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728363455832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 925 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728363455832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lshift_8bit:lshift_8bit2\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node lshift_8bit:lshift_8bit2\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 909 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728363455832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lshift_8bit:lshift_8bit2\|dFF_8bit:dff_inst\|d_FF:dff_inst1\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node lshift_8bit:lshift_8bit2\|dFF_8bit:dff_inst\|d_FF:dff_inst1\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 907 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728363455832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lshift_8bit:lshift_8bit3\|dFF_8bit:dff_inst\|d_FF:dff_inst1\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node lshift_8bit:lshift_8bit3\|dFF_8bit:dff_inst\|d_FF:dff_inst1\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 891 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728363455832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lshift_8bit:lshift_8bit3\|dFF_8bit:dff_inst\|d_FF:dff_inst2\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node lshift_8bit:lshift_8bit3\|dFF_8bit:dff_inst\|d_FF:dff_inst2\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 889 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728363455832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lshift_8bit:lshift_8bit4\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node lshift_8bit:lshift_8bit4\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 877 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728363455832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363455832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1728363455832 ""}  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 1255 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728363455832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1728363456035 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1728363456035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1728363456036 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728363456036 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728363456036 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1728363456036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1728363456036 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1728363456036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1728363456037 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1728363456037 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1728363456037 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 9 11 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 9 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1728363456038 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1728363456038 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1728363456038 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728363456038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728363456038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728363456038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728363456038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728363456038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728363456038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728363456038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728363456038 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1728363456038 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1728363456038 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728363456055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1728363458829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728363458968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1728363458973 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1728363460807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728363460807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1728363460996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y37 X10_Y48 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48" {  } { { "loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48"} 0 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1728363462324 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1728363462324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728363462953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1728363462953 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1728363462953 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1728363462962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728363462998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728363463218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728363463251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728363463490 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728363463700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/output_files/CEG3155-Lab-2.fit.smsg " "Generated suppressed messages file C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/output_files/CEG3155-Lab-2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1728363464337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5152 " "Peak virtual memory: 5152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728363464558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 00:57:44 2024 " "Processing ended: Tue Oct 08 00:57:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728363464558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728363464558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728363464558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1728363464558 ""}
