ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** 
   2:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f1xx_hal_msp.c **** /**
   4:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   6:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f1xx_hal_msp.c ****   *
  11:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f1xx_hal_msp.c ****   *
  14:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 71 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s 			page 3


  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 72 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 72 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 78 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 78 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 78 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 78 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 78 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 78 3 view .LVU18
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 83 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s 			page 4


  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_CAN_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_CAN_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 92 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 92 1 is_stmt 0 view .LVU21
 111 0000 10B5     		push	{r4, lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 4, -8
 115              		.cfi_offset 14, -4
 116 0002 86B0     		sub	sp, sp, #24
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 32
  93:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 93 3 is_stmt 1 view .LVU22
 120              		.loc 1 93 20 is_stmt 0 view .LVU23
 121 0004 0023     		movs	r3, #0
 122 0006 0293     		str	r3, [sp, #8]
 123 0008 0393     		str	r3, [sp, #12]
 124 000a 0493     		str	r3, [sp, #16]
 125 000c 0593     		str	r3, [sp, #20]
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 126              		.loc 1 94 3 is_stmt 1 view .LVU24
 127              		.loc 1 94 10 is_stmt 0 view .LVU25
 128 000e 0268     		ldr	r2, [r0]
 129              		.loc 1 94 5 view .LVU26
 130 0010 264B     		ldr	r3, .L9
 131 0012 9A42     		cmp	r2, r3
 132 0014 01D0     		beq	.L8
 133              	.LVL4:
 134              	.L5:
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s 			page 5


  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX
 106:Core/Src/stm32f1xx_hal_msp.c ****     */
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 114:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 115:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt Init */
 118:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 119:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 120:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 121:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 122:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 123:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 124:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 125:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 126:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 128:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 130:Core/Src/stm32f1xx_hal_msp.c ****   }
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c **** }
 135              		.loc 1 132 1 view .LVU27
 136 0016 06B0     		add	sp, sp, #24
 137              	.LCFI4:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 8
 140              		@ sp needed
 141 0018 10BD     		pop	{r4, pc}
 142              	.LVL5:
 143              	.L8:
 144              	.LCFI5:
 145              		.cfi_restore_state
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 146              		.loc 1 100 5 is_stmt 1 view .LVU28
 147              	.LBB5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 100 5 view .LVU29
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 149              		.loc 1 100 5 view .LVU30
 150 001a 03F5D633 		add	r3, r3, #109568
 151 001e DA69     		ldr	r2, [r3, #28]
 152 0020 42F00072 		orr	r2, r2, #33554432
 153 0024 DA61     		str	r2, [r3, #28]
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s 			page 6


 100:Core/Src/stm32f1xx_hal_msp.c **** 
 154              		.loc 1 100 5 view .LVU31
 155 0026 DA69     		ldr	r2, [r3, #28]
 156 0028 02F00072 		and	r2, r2, #33554432
 157 002c 0092     		str	r2, [sp]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 100 5 view .LVU32
 159 002e 009A     		ldr	r2, [sp]
 160              	.LBE5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 161              		.loc 1 100 5 view .LVU33
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 162              		.loc 1 102 5 view .LVU34
 163              	.LBB6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 164              		.loc 1 102 5 view .LVU35
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 165              		.loc 1 102 5 view .LVU36
 166 0030 9A69     		ldr	r2, [r3, #24]
 167 0032 42F00402 		orr	r2, r2, #4
 168 0036 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 169              		.loc 1 102 5 view .LVU37
 170 0038 9B69     		ldr	r3, [r3, #24]
 171 003a 03F00403 		and	r3, r3, #4
 172 003e 0193     		str	r3, [sp, #4]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 173              		.loc 1 102 5 view .LVU38
 174 0040 019B     		ldr	r3, [sp, #4]
 175              	.LBE6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 176              		.loc 1 102 5 view .LVU39
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 177              		.loc 1 107 5 view .LVU40
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 178              		.loc 1 107 25 is_stmt 0 view .LVU41
 179 0042 4FF40063 		mov	r3, #2048
 180 0046 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 108 5 is_stmt 1 view .LVU42
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 109 5 view .LVU43
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 183              		.loc 1 110 5 view .LVU44
 184 0048 194C     		ldr	r4, .L9+4
 185 004a 02A9     		add	r1, sp, #8
 186 004c 2046     		mov	r0, r4
 187              	.LVL6:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 188              		.loc 1 110 5 is_stmt 0 view .LVU45
 189 004e FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL7:
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 191              		.loc 1 112 5 is_stmt 1 view .LVU46
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 192              		.loc 1 112 25 is_stmt 0 view .LVU47
 193 0052 4FF48053 		mov	r3, #4096
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s 			page 7


 194 0056 0293     		str	r3, [sp, #8]
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 195              		.loc 1 113 5 is_stmt 1 view .LVU48
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 196              		.loc 1 113 26 is_stmt 0 view .LVU49
 197 0058 0223     		movs	r3, #2
 198 005a 0393     		str	r3, [sp, #12]
 114:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199              		.loc 1 114 5 is_stmt 1 view .LVU50
 114:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 200              		.loc 1 114 27 is_stmt 0 view .LVU51
 201 005c 0323     		movs	r3, #3
 202 005e 0593     		str	r3, [sp, #20]
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 203              		.loc 1 115 5 is_stmt 1 view .LVU52
 204 0060 02A9     		add	r1, sp, #8
 205 0062 2046     		mov	r0, r4
 206 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL8:
 118:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 208              		.loc 1 118 5 view .LVU53
 209 0068 0022     		movs	r2, #0
 210 006a 1146     		mov	r1, r2
 211 006c 1320     		movs	r0, #19
 212 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 213              	.LVL9:
 119:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 214              		.loc 1 119 5 view .LVU54
 215 0072 1320     		movs	r0, #19
 216 0074 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 217              	.LVL10:
 120:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 218              		.loc 1 120 5 view .LVU55
 219 0078 0022     		movs	r2, #0
 220 007a 1146     		mov	r1, r2
 221 007c 1420     		movs	r0, #20
 222 007e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 223              	.LVL11:
 121:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 224              		.loc 1 121 5 view .LVU56
 225 0082 1420     		movs	r0, #20
 226 0084 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 227              	.LVL12:
 122:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 228              		.loc 1 122 5 view .LVU57
 229 0088 0022     		movs	r2, #0
 230 008a 1146     		mov	r1, r2
 231 008c 1520     		movs	r0, #21
 232 008e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 233              	.LVL13:
 123:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 234              		.loc 1 123 5 view .LVU58
 235 0092 1520     		movs	r0, #21
 236 0094 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 237              	.LVL14:
 124:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 238              		.loc 1 124 5 view .LVU59
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s 			page 8


 239 0098 0022     		movs	r2, #0
 240 009a 1146     		mov	r1, r2
 241 009c 1620     		movs	r0, #22
 242 009e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 243              	.LVL15:
 125:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 244              		.loc 1 125 5 view .LVU60
 245 00a2 1620     		movs	r0, #22
 246 00a4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 247              	.LVL16:
 248              		.loc 1 132 1 is_stmt 0 view .LVU61
 249 00a8 B5E7     		b	.L5
 250              	.L10:
 251 00aa 00BF     		.align	2
 252              	.L9:
 253 00ac 00640040 		.word	1073767424
 254 00b0 00080140 		.word	1073809408
 255              		.cfi_endproc
 256              	.LFE66:
 258              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 259              		.align	1
 260              		.global	HAL_CAN_MspDeInit
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 265              	HAL_CAN_MspDeInit:
 266              	.LVL17:
 267              	.LFB67:
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c **** /**
 135:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 136:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 137:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 138:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 139:Core/Src/stm32f1xx_hal_msp.c **** */
 140:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 141:Core/Src/stm32f1xx_hal_msp.c **** {
 268              		.loc 1 141 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272              		.loc 1 141 1 is_stmt 0 view .LVU63
 273 0000 08B5     		push	{r3, lr}
 274              	.LCFI6:
 275              		.cfi_def_cfa_offset 8
 276              		.cfi_offset 3, -8
 277              		.cfi_offset 14, -4
 142:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 278              		.loc 1 142 3 is_stmt 1 view .LVU64
 279              		.loc 1 142 10 is_stmt 0 view .LVU65
 280 0002 0268     		ldr	r2, [r0]
 281              		.loc 1 142 5 view .LVU66
 282 0004 0D4B     		ldr	r3, .L15
 283 0006 9A42     		cmp	r2, r3
 284 0008 00D0     		beq	.L14
 285              	.LVL18:
 286              	.L11:
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s 			page 9


 143:Core/Src/stm32f1xx_hal_msp.c ****   {
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 147:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 148:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 151:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 152:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX
 153:Core/Src/stm32f1xx_hal_msp.c ****     */
 154:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 156:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 157:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USB_HP_CAN1_TX_IRQn);
 158:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 159:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 160:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 164:Core/Src/stm32f1xx_hal_msp.c ****   }
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c **** }
 287              		.loc 1 166 1 view .LVU67
 288 000a 08BD     		pop	{r3, pc}
 289              	.LVL19:
 290              	.L14:
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 291              		.loc 1 148 5 is_stmt 1 view .LVU68
 292 000c 0C4A     		ldr	r2, .L15+4
 293 000e D369     		ldr	r3, [r2, #28]
 294 0010 23F00073 		bic	r3, r3, #33554432
 295 0014 D361     		str	r3, [r2, #28]
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 296              		.loc 1 154 5 view .LVU69
 297 0016 4FF4C051 		mov	r1, #6144
 298 001a 0A48     		ldr	r0, .L15+8
 299              	.LVL20:
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 300              		.loc 1 154 5 is_stmt 0 view .LVU70
 301 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 302              	.LVL21:
 157:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 303              		.loc 1 157 5 is_stmt 1 view .LVU71
 304 0020 1320     		movs	r0, #19
 305 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 306              	.LVL22:
 158:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 307              		.loc 1 158 5 view .LVU72
 308 0026 1420     		movs	r0, #20
 309 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 310              	.LVL23:
 159:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 311              		.loc 1 159 5 view .LVU73
 312 002c 1520     		movs	r0, #21
 313 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s 			page 10


 314              	.LVL24:
 160:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 315              		.loc 1 160 5 view .LVU74
 316 0032 1620     		movs	r0, #22
 317 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 318              	.LVL25:
 319              		.loc 1 166 1 is_stmt 0 view .LVU75
 320 0038 E7E7     		b	.L11
 321              	.L16:
 322 003a 00BF     		.align	2
 323              	.L15:
 324 003c 00640040 		.word	1073767424
 325 0040 00100240 		.word	1073876992
 326 0044 00080140 		.word	1073809408
 327              		.cfi_endproc
 328              	.LFE67:
 330              		.text
 331              	.Letext0:
 332              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 333              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 334              		.file 4 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 335              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 336              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 337              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 338              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s:19     .text.HAL_MspInit:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s:91     .text.HAL_MspInit:0000003c $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s:97     .text.HAL_CAN_MspInit:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s:103    .text.HAL_CAN_MspInit:00000000 HAL_CAN_MspInit
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s:253    .text.HAL_CAN_MspInit:000000ac $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s:259    .text.HAL_CAN_MspDeInit:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s:265    .text.HAL_CAN_MspDeInit:00000000 HAL_CAN_MspDeInit
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cceISR3g.s:324    .text.HAL_CAN_MspDeInit:0000003c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
