wb_dma_ch_pri_enc/wire_pri27_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -3.173293 -1.659476 -3.120488 0.922327 -2.144464 1.866292 -1.388220 -2.099344 0.637115 -0.435663 0.448315 -1.678858 -1.173794 -2.873018 0.444004 1.759519 1.592122 1.715422 0.145038 2.729358
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/always_5/stmt_1/expr_1 -0.500467 -0.670457 -0.548966 -0.987435 -0.225273 -0.152554 -0.184904 -1.481175 -1.074093 3.169760 0.449248 1.486019 -1.273089 -5.012429 -0.588008 1.304296 2.699209 -1.641823 -1.524579 -2.792790
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 1.094391 -1.506331 0.928964 -0.532790 2.766794 -0.549507 1.534826 1.151358 3.753191 1.733052 0.581728 -0.074957 0.971032 0.505938 -0.680237 -5.024017 -0.155662 0.759302 -1.292184 -0.863832
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -4.364164 -1.225242 1.407611 0.739122 0.749797 1.242660 2.579652 -0.197237 1.418739 -1.888899 -1.110642 3.710435 -2.569664 1.482718 -0.175294 -1.835511 0.855146 1.817814 -0.628412 0.308308
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_rf/assign_1_ch_adr0 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_ch_rf/reg_ch_busy 0.935327 -1.332718 0.771281 0.198988 2.394664 -0.908546 0.993066 0.361674 2.732493 3.070646 -1.944817 -2.056618 2.221427 -0.181642 0.055435 -4.432970 -0.747464 -0.449422 -3.180094 -2.409735
wb_dma_wb_slv/always_5 0.838842 0.403714 2.198304 -1.406091 -2.056594 -1.775592 2.019072 1.281126 0.902814 -0.655095 2.862650 -5.557721 -1.508031 -1.077088 -1.506116 0.478229 2.813228 0.430467 0.907789 -1.109685
wb_dma_wb_slv/always_4 1.817810 3.584413 0.964446 -3.511413 -3.345623 -0.344765 0.852896 1.065827 1.782278 -2.801560 4.043568 -4.436117 -1.000416 -3.502701 -0.335040 1.406248 1.717729 1.027891 5.346804 2.537875
wb_dma_wb_slv/always_3 -3.025604 4.418356 1.168701 -0.423932 -0.412639 1.629655 3.871342 -2.370423 2.293226 -1.807140 -0.254212 2.208947 1.253420 3.859645 -0.129465 1.510229 1.198028 1.308054 2.446748 0.575520
wb_dma_wb_slv/always_1 2.312995 5.611512 4.019534 -1.741159 -2.162560 1.724265 -0.758728 -1.053262 1.148823 -1.874368 5.216676 -0.381709 -0.819195 -2.752411 -2.615303 -2.846955 2.963521 1.008784 4.658814 -1.790602
wb_dma_ch_sel/always_44/case_1/cond -0.701676 -1.181171 2.111785 -2.242294 1.382794 -1.889116 3.747368 -0.198408 0.272830 -1.123543 4.055826 -0.070538 -0.276252 0.875284 1.538174 -1.236519 0.202478 2.691118 2.458253 1.962011
wb_dma_rf/wire_ch0_csr 3.409431 1.333912 1.292416 0.199486 -1.642622 1.232816 -1.344854 -2.692230 1.139352 1.364398 -1.688165 -1.999090 2.759926 -1.584559 -0.625331 2.123855 -1.334547 -3.481954 0.745820 -8.186056
wb_dma_de/wire_done -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma_ch_pri_enc/wire_pri11_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -2.016725 -0.376573 -0.093883 2.555669 0.837231 1.019152 -2.959930 0.636936 1.467551 1.860385 -4.028508 -0.600616 -0.847524 0.653403 -2.411404 0.089485 0.098330 -2.390047 -2.828646 -3.955467
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -4.307057 -3.148011 -0.942762 1.576570 1.316486 0.534305 0.483329 0.319549 2.752269 -0.485259 -1.945622 0.247487 -1.412500 2.615577 -1.343898 0.406983 -0.680420 0.445713 -1.222608 -0.549562
wb_dma_de/always_13/stmt_1 -1.477881 -0.935028 -0.141361 -0.954295 -0.937857 0.891304 1.219173 -3.292841 -0.828705 1.318078 -0.920670 2.477775 -0.207260 -3.208508 0.752793 2.878325 0.861171 0.595713 -0.892028 -2.691893
wb_dma_de/always_4/if_1 -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_ch_arb/input_req -2.443464 0.525922 0.426737 -0.885797 -0.286527 0.536430 3.516703 -0.609019 3.424008 -5.059165 -1.718507 1.859732 -2.344259 2.348504 -0.620593 2.607177 -2.769459 -0.884510 -0.584911 0.076272
wb_dma_ch_pri_enc/wire_pri20_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_ch_rf/always_26/if_1/if_1 -0.963403 1.248953 0.413391 0.147650 -3.524282 0.940910 1.716796 -5.577467 -2.363128 -0.863153 -1.082981 1.060534 -0.670781 -2.025099 0.265326 2.388291 2.279093 1.623432 -2.268571 -2.893496
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 1.529370 -2.884722 0.567716 0.093050 0.065012 0.151092 -2.557065 1.878732 0.149352 0.220090 2.012535 -2.050283 -0.893076 -2.057022 0.734172 -2.838420 0.363978 2.854086 0.842370 1.414213
wb_dma_ch_sel/assign_145_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 1.984092 -2.561671 -1.560726 -0.589862 -0.015853 -0.445210 -1.660115 1.342493 0.897174 1.435256 2.658944 -1.302637 -1.489167 -3.166354 -1.000095 -0.508892 1.483478 0.164673 -0.448200 0.536518
wb_dma_ch_sel/wire_ch_sel -1.918683 2.034352 2.025568 -2.442937 0.779791 -0.880226 5.399794 -3.265800 1.621773 -0.243419 -1.942915 1.767569 1.491222 -0.195160 0.216129 0.745125 -1.718120 -2.307855 -0.742749 -4.163898
wb_dma_rf/inst_u19 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u18 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u17 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u16 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u15 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u14 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u13 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u12 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u11 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u10 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 0.029031 2.613790 2.531106 -1.509743 0.131963 -3.254019 -0.968865 3.028417 -0.236394 2.315424 -5.983052 -0.473762 -0.176925 0.926932 -3.748973 0.434852 0.193952 3.478071 0.773663 -2.925990
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.026416 -3.132406 -2.281252 -3.823631 -0.361768 -0.956694 2.025638 2.674006 2.474391 -0.455575 -0.376842 0.082648 -1.577485 -2.857533 1.780075 4.415343 -0.804049 3.003996 3.149300 3.475446
wb_dma/input_wb1_ack_i 0.319981 0.423925 2.626218 0.010058 -0.046443 0.673963 -0.165677 1.429119 -0.118839 -0.167279 0.282634 2.013582 -2.273224 -0.402621 -1.144063 -0.724048 1.805765 0.306911 0.176043 -2.168773
wb_dma/wire_slv0_we -3.349068 5.202653 1.551000 -0.086809 -0.991880 0.435579 3.338573 -2.609378 1.011404 -1.865562 -2.614834 0.403775 0.841753 3.234885 -0.279529 1.988844 0.676747 -0.212413 0.101053 -0.777765
wb_dma_ch_rf/reg_ch_sz_inf 0.772318 -1.937965 0.220135 1.006864 0.174761 -0.226672 -1.992483 0.710319 -0.056862 2.582800 -1.195167 -3.019126 0.473180 -1.836126 0.129441 -1.336400 0.549746 0.353704 -1.967687 -1.756079
wb_dma_ch_rf -1.748643 3.703030 1.164558 -1.688056 -0.728329 -1.596751 3.315668 -1.889752 -1.873172 0.664772 -0.803817 0.060783 1.655768 0.427564 0.854921 0.699433 1.354946 -1.512107 1.010890 -0.972819
wb_dma_ch_sel/wire_gnt_p1_d 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 -4.362003 -0.649594 -2.809881 1.542593 -0.660949 0.753214 -1.518963 -2.303496 1.317014 0.837430 -3.654848 -2.903670 0.117620 -1.234008 -0.100667 2.177309 -0.480847 -0.806835 -1.965131 -0.000172
wb_dma_ch_sel/input_ch1_txsz -0.795988 -1.146770 -0.490770 1.417819 -1.156229 3.928106 -3.850801 -0.343787 1.194501 0.012648 1.536274 1.460664 -1.430426 -2.916762 -0.615826 -0.457948 1.761604 2.323118 1.516289 0.389645
wb_dma/wire_ch3_txsz -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_sel/assign_7_pri2 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_pri_enc/inst_u30 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma/assign_3_dma_nd -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_rf/assign_6_pointer -2.877152 -1.000763 -2.081413 -2.750294 0.413598 -1.905036 -1.885667 -0.709955 3.364583 -3.720142 -1.183882 -0.137401 -2.254184 -1.347594 -1.765226 -2.564857 -3.706198 2.345182 3.599692 1.976470
wb_dma_ch_rf/wire_ch_adr0_dewe 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_ch_pri_enc/always_2/if_1/cond -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_ch_sel/input_ch0_txsz -2.155737 -1.204599 -2.293421 1.050932 -1.750006 0.966695 -2.356160 -2.045010 0.434318 1.008264 -2.460945 -3.515673 -0.088180 -2.899700 0.235827 3.025491 0.024416 -0.055203 -1.573598 -0.673880
wb_dma_ch_sel/always_2 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_sel/always_3 -4.901415 -1.941632 -0.836086 1.219613 -0.423755 1.141755 0.043067 -0.686627 2.163436 -1.555042 -2.419515 -1.031952 -1.509929 1.899767 -1.072063 4.337362 -1.161826 -0.033845 -0.081072 -1.145588
wb_dma_rf/input_de_txsz_we -0.502223 -0.770106 -0.673111 1.251633 -1.958205 1.578249 -3.515896 -0.431983 2.186977 -0.508024 -1.425717 -5.184345 -0.607933 -2.348482 -0.989310 1.637472 -0.633804 0.025647 -0.718983 -1.540992
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_sel/assign_145_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_de/always_3/if_1/if_1/cond -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_rf/always_1/case_1 1.038501 0.569583 1.958176 0.452663 3.074638 -3.455988 -3.267807 -0.319327 -1.769076 1.922413 1.660761 -1.429434 -1.791946 0.656661 -1.324646 -3.078502 1.636751 1.707316 -0.737650 -1.202194
wb_dma_rf/always_2/if_1/if_1/stmt_1 2.244373 -0.396597 -0.660543 -1.525738 -0.422934 -0.678440 0.468207 -0.462209 2.725642 1.863348 2.304371 -1.915013 -0.615505 -3.480000 -0.593159 -2.739574 3.243583 2.599608 -1.841688 0.856582
wb_dma_ch_sel/assign_99_valid/expr_1 -2.576576 1.380712 0.617368 -2.211388 -0.760169 -3.807409 5.925473 -0.378859 -1.535858 0.356904 0.168954 -2.185923 0.084149 1.383494 -0.211470 3.108858 1.872248 -1.923531 0.593004 -0.504743
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_wb_slv/reg_slv_adr 2.312995 5.611512 4.019534 -1.741159 -2.162560 1.724265 -0.758728 -1.053262 1.148823 -1.874368 5.216676 -0.381709 -0.819195 -2.752411 -2.615303 -2.846955 2.963521 1.008784 4.658814 -1.790602
wb_dma_ch_sel/assign_8_pri2 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.772318 -1.937965 0.220135 1.006864 0.174761 -0.226672 -1.992483 0.710319 -0.056862 2.582800 -1.195167 -3.019126 0.473180 -1.836126 0.129441 -1.336400 0.549746 0.353704 -1.967687 -1.756079
wb_dma_wb_mast/wire_wb_cyc_o 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma/wire_paused 1.984092 -2.561671 -1.560726 -0.589862 -0.015853 -0.445210 -1.660115 1.342493 0.897174 1.435256 2.658944 -1.302637 -1.489167 -3.166354 -1.000095 -0.508892 1.483478 0.164673 -0.448200 0.536518
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.935327 -1.332718 0.771281 0.198988 2.394664 -0.908546 0.993066 0.361674 2.732493 3.070646 -1.944817 -2.056618 2.221427 -0.181642 0.055435 -4.432970 -0.747464 -0.449422 -3.180094 -2.409735
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma/wire_ch1_adr1 -2.397385 -1.828531 -0.998250 1.598227 1.324809 0.287403 -0.724891 1.272524 2.027462 0.051935 -0.345437 -0.102389 -0.861311 2.503901 -1.793387 -1.167976 0.115964 0.073806 -0.200233 0.398506
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -1.047402 0.682948 -1.274967 -1.871118 1.111196 -1.489405 2.403028 -0.337667 0.662237 0.204986 0.546030 2.445022 -0.934884 0.116425 -2.333552 4.333181 -0.671116 -4.593504 0.493474 -2.134346
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -5.509043 -2.420830 0.142508 0.491736 0.519159 0.602593 3.057389 -0.613511 1.877090 -2.124800 -0.859662 1.466588 -1.665664 2.519039 0.222540 0.678263 -0.197782 2.215322 0.295445 1.283446
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -3.508768 0.138414 0.924710 -0.270927 -1.622012 -0.865210 3.699313 0.374857 1.397005 -4.060981 -0.687173 -2.146403 -2.325416 3.003693 -1.037080 2.860920 -0.258988 -0.578882 0.625927 0.056947
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_sel/always_39/case_1/stmt_4 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_pri_enc/wire_pri14_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/always_39/case_1/stmt_1 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_rf/wire_ch6_csr -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.390571 0.203510 3.566563 -0.161713 -1.090041 -0.016587 -0.933720 2.018374 1.893901 -0.144796 0.882634 -4.760903 -1.833888 -0.863661 -2.091853 0.456750 1.701814 0.454359 0.988272 -3.618033
wb_dma_wb_if/input_wb_we_i 4.511813 0.655903 2.576851 -0.820838 -3.345647 0.992417 -0.609389 4.503528 -0.535486 0.723761 1.504323 -0.610453 -1.836524 -1.489217 -2.807413 3.558958 3.958517 2.859620 2.238837 -1.864261
wb_dma_ch_sel/assign_141_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.275551 -2.472206 3.500993 -0.519041 0.794959 -0.004477 1.738738 1.442058 1.383506 -0.972220 2.989935 -1.981058 -0.378281 2.561907 -0.572637 3.228304 -1.307482 -1.669484 1.739911 -4.545285
wb_dma_ch_sel_checker -0.794892 -1.098568 0.000428 -0.670521 -1.151711 1.280418 -0.096558 -0.612511 1.414788 -1.176076 1.933760 -0.272790 -1.052984 -2.101414 0.458647 -0.452522 1.027018 3.766278 1.818450 2.069887
wb_dma_ch_rf/reg_ch_dis -1.321766 0.417045 -0.134897 -1.619067 -2.670258 0.035164 2.753845 -4.167658 -0.838961 -0.288255 -1.215892 0.763647 -0.777540 -3.409741 0.286441 4.032825 1.086331 -0.018689 -1.486805 -2.884018
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_rf/wire_pointer_we -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_ch_sel/always_46/case_1/stmt_1 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_wb_slv/always_3/stmt_1 -3.025604 4.418356 1.168701 -0.423932 -0.412639 1.629655 3.871342 -2.370423 2.293226 -1.807140 -0.254212 2.208947 1.253420 3.859645 -0.129465 1.510229 1.198028 1.308054 2.446748 0.575520
wb_dma_ch_rf/always_2/if_1/if_1 -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_pri_enc_sub/assign_1_pri_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/input_ch0_adr0 0.111342 -1.334176 0.735998 -1.510116 0.113897 -0.977063 1.060263 -1.537527 -0.459507 0.603194 4.761211 -1.255610 0.512348 -0.466671 0.407978 -0.026654 1.573791 2.333168 3.241845 -0.027934
wb_dma_ch_sel/input_ch0_adr1 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_wb_slv/assign_4 0.676333 -1.593104 0.828013 1.626126 2.701555 -0.576509 -0.757768 4.218345 2.793449 1.351109 2.806487 -3.045335 0.024716 3.014156 -1.719355 -3.765345 1.248340 -0.647393 1.708188 0.679365
wb_dma_wb_mast/input_wb_data_i 1.758507 -1.609409 -0.297148 -1.362904 -0.791892 2.082943 -1.049358 -1.750743 3.312032 -2.970787 2.554739 -0.221577 0.383676 -0.662917 0.331696 4.171785 -3.443267 3.744919 2.437294 0.749445
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -5.509043 -2.420830 0.142508 0.491736 0.519159 0.602593 3.057389 -0.613511 1.877090 -2.124800 -0.859662 1.466588 -1.665664 2.519039 0.222540 0.678263 -0.197782 2.215322 0.295445 1.283446
wb_dma_de/wire_adr1_cnt_next1 -2.930440 -2.227484 -1.488226 2.838068 0.976202 0.345312 -2.080074 1.586418 -0.228927 2.141867 1.393690 -0.121368 -0.343270 3.628774 -3.258089 0.294101 2.244902 -2.013462 1.075356 -1.639112
wb_dma_ch_sel/inst_u2 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/inst_u1 -4.460199 -1.079654 -0.567836 -0.099341 -0.062183 -0.267648 3.228394 -2.264959 1.403099 -2.914018 0.381916 0.695909 0.216784 4.903645 -1.328411 4.302119 -2.213930 -0.896658 1.350978 -1.258512
wb_dma_ch_sel/inst_u0 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma/wire_adr0 -0.701676 -1.181171 2.111785 -2.242294 1.382794 -1.889116 3.747368 -0.198408 0.272830 -1.123543 4.055826 -0.070538 -0.276252 0.875284 1.538174 -1.236519 0.202478 2.691118 2.458253 1.962011
wb_dma/wire_adr1 -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_sel/assign_131_req_p0/expr_1 -2.481051 0.751797 1.552697 -0.600291 -1.420031 -2.133773 4.357250 -0.047976 0.877823 -3.167836 -2.728603 -3.546641 -1.408735 2.136701 -0.241917 1.877673 -1.084763 -1.669052 -1.598871 -1.309409
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_rf/assign_18_pointer_we -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_ch_sel/wire_req_p0 -2.723487 -0.993766 -0.721492 -0.435319 0.040145 -0.160544 3.360010 -1.241009 3.221777 -4.512405 -1.105065 -0.347953 -0.809165 3.548288 -0.233591 3.414051 -3.865091 -1.067326 -0.788230 0.382645
wb_dma_ch_sel/wire_req_p1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma/wire_ndnr -4.901415 -1.941632 -0.836086 1.219613 -0.423755 1.141755 0.043067 -0.686627 2.163436 -1.555042 -2.419515 -1.031952 -1.509929 1.899767 -1.072063 4.337362 -1.161826 -0.033845 -0.081072 -1.145588
wb_dma_de/reg_mast0_drdy_r -1.839683 -2.627454 -0.409017 -0.056940 -2.301542 2.331388 0.101803 -1.324181 0.805878 -2.418984 2.765500 -2.036383 -1.099486 -1.756512 1.319239 4.751755 -0.207197 2.085793 1.884895 1.403427
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_ch_sel/assign_137_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_rf/wire_pointer2 -0.794892 -1.098568 0.000428 -0.670521 -1.151711 1.280418 -0.096558 -0.612511 1.414788 -1.176076 1.933760 -0.272790 -1.052984 -2.101414 0.458647 -0.452522 1.027018 3.766278 1.818450 2.069887
wb_dma_rf/wire_pointer3 -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_rf/wire_pointer0 -4.011866 -0.372183 -0.853709 -1.995008 0.577709 -2.693609 -1.637879 -0.050937 2.159529 -3.818742 -2.027190 -1.340822 -3.331033 -2.022035 -1.182863 -2.876429 -3.227040 0.700122 1.520028 2.136051
wb_dma_rf/wire_pointer1 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_rf/wire_sw_pointer0 -1.058499 -1.469718 0.620449 1.654137 0.463373 -0.051777 0.315684 -0.766871 -0.579393 1.133957 1.980563 0.014786 -0.545211 1.058722 -0.748257 -3.981538 3.029651 2.425861 -1.139275 0.236348
wb_dma_de/always_21/stmt_1 -1.839683 -2.627454 -0.409017 -0.056940 -2.301542 2.331388 0.101803 -1.324181 0.805878 -2.418984 2.765500 -2.036383 -1.099486 -1.756512 1.319239 4.751755 -0.207197 2.085793 1.884895 1.403427
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -6.916404 -0.540857 -2.673004 1.534294 -1.356639 2.243009 -1.129838 -2.437067 1.645247 -0.844893 -1.317278 -1.623792 -1.678314 -0.363484 -0.559389 4.840881 1.003113 0.124653 0.962146 1.397257
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.755102 0.783489 1.542436 -0.685547 -2.484406 0.686934 -2.004702 -0.152245 1.772065 0.001653 -0.496391 -4.574395 -0.744302 -4.061002 -0.964963 0.209986 1.075297 2.145364 0.834715 -1.998027
wb_dma_ch_arb/input_advance -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_de/always_7/stmt_1 -1.189924 -2.290982 -0.654614 1.625713 -0.292129 0.422044 -2.356884 0.108686 0.711632 1.348125 -2.690959 -3.648669 -0.059611 -0.363379 -0.606506 3.084141 -1.050026 -1.556278 -2.086925 -3.120660
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_de/always_3/if_1/cond -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.275551 -2.472206 3.500993 -0.519041 0.794959 -0.004477 1.738738 1.442058 1.383506 -0.972220 2.989935 -1.981058 -0.378281 2.561907 -0.572637 3.228304 -1.307482 -1.669484 1.739911 -4.545285
wb_dma_ch_sel/assign_101_valid -2.576576 1.380712 0.617368 -2.211388 -0.760169 -3.807409 5.925473 -0.378859 -1.535858 0.356904 0.168954 -2.185923 0.084149 1.383494 -0.211470 3.108858 1.872248 -1.923531 0.593004 -0.504743
wb_dma_ch_sel/assign_98_valid -2.576576 1.380712 0.617368 -2.211388 -0.760169 -3.807409 5.925473 -0.378859 -1.535858 0.356904 0.168954 -2.185923 0.084149 1.383494 -0.211470 3.108858 1.872248 -1.923531 0.593004 -0.504743
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_rf/wire_ch7_csr -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_ch_sel/reg_csr 1.856880 -0.386616 3.609352 -1.082501 -1.003597 1.748643 -2.291898 0.403310 -0.477514 -0.353575 -2.009021 0.088698 1.077725 -0.925070 0.594686 4.165945 -3.497258 0.175491 3.281492 -6.220327
wb_dma_de/reg_next_state 0.188115 3.007777 -1.276316 -2.296425 -0.080789 -0.714168 0.788973 -2.092215 2.065083 0.999300 -2.685083 1.549648 -0.420304 -2.737335 -2.497230 4.055566 -0.686343 -4.157489 -1.405047 -4.218226
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -1.031542 1.685582 2.175601 -2.950643 1.816598 -1.339658 -1.919571 1.225673 3.722571 0.953696 -5.139948 -0.730407 1.283787 1.262470 -1.610369 2.368388 -3.529107 5.342062 5.683441 -2.381677
wb_dma_de/always_11/stmt_1/expr_1 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_rf/input_ptr_set -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_sel/assign_12_pri3 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_de/assign_65_done/expr_1/expr_1 -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.275551 -2.472206 3.500993 -0.519041 0.794959 -0.004477 1.738738 1.442058 1.383506 -0.972220 2.989935 -1.981058 -0.378281 2.561907 -0.572637 3.228304 -1.307482 -1.669484 1.739911 -4.545285
assert_wb_dma_ch_sel/input_valid -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma/input_wb0_stb_i 0.838842 0.403714 2.198304 -1.406091 -2.056594 -1.775592 2.019072 1.281126 0.902814 -0.655095 2.862650 -5.557721 -1.508031 -1.077088 -1.506116 0.478229 2.813228 0.430467 0.907789 -1.109685
wb_dma/wire_ch1_csr -0.154436 0.546414 1.138892 -1.074020 -2.887642 0.806050 -0.163860 -1.372047 -3.125833 0.943250 -1.825244 -1.092038 0.933373 -2.840633 1.746590 6.253152 0.092224 0.153382 2.232838 -3.046670
wb_dma_rf/assign_5_pause_req 3.002944 0.112916 1.202303 -3.028887 0.848124 -0.595236 2.357106 -1.424357 3.418096 -0.592790 -0.399371 2.471876 -1.049106 -3.484132 -0.520807 -2.138357 -1.392166 0.126735 -2.331256 -2.852678
wb_dma_de/always_12/stmt_1 -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_ch_rf/always_5/if_1/block_1 -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_arb/assign_1_gnt -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_rf/input_dma_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma/wire_wb0_addr_o -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_de/assign_73_dma_busy/expr_1 -0.279600 -1.260507 -0.234115 -0.513202 2.370515 -0.085283 1.976727 -2.054280 4.514269 1.951518 -2.531727 -1.621409 2.111303 -2.131428 1.252091 -4.405573 -1.853814 0.185410 -3.935554 -1.179530
wb_dma/input_dma_nd_i -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 1.656636 -2.896564 0.505544 -1.572413 -0.534248 -1.822116 2.162460 -1.029041 -0.949884 2.669222 1.320321 -3.759047 1.733924 -3.514247 2.360578 -0.320810 0.814632 1.968331 -1.354239 -0.676334
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 1.656636 -2.896564 0.505544 -1.572413 -0.534248 -1.822116 2.162460 -1.029041 -0.949884 2.669222 1.320321 -3.759047 1.733924 -3.514247 2.360578 -0.320810 0.814632 1.968331 -1.354239 -0.676334
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/assign_3_pri0 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_de/always_23/block_1/stmt_8 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_arb/always_2/block_1/stmt_1 -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_de/always_23/block_1/stmt_1 0.188115 3.007777 -1.276316 -2.296425 -0.080789 -0.714168 0.788973 -2.092215 2.065083 0.999300 -2.685083 1.549648 -0.420304 -2.737335 -2.497230 4.055566 -0.686343 -4.157489 -1.405047 -4.218226
wb_dma_de/always_23/block_1/stmt_2 -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
wb_dma_de/always_23/block_1/stmt_4 -0.942503 -1.706230 -1.755529 -1.398225 -1.018817 0.151388 0.773806 -3.738774 1.327147 0.099635 -0.535618 -1.893009 1.265236 -2.763055 1.421071 3.219936 -1.816809 1.233329 -0.576540 -0.537816
wb_dma_de/always_23/block_1/stmt_5 0.618648 0.256664 3.721550 -0.687204 -0.856106 1.047112 -2.404494 2.188222 2.574627 -2.634536 -2.882021 -2.355675 -1.358468 0.842351 -0.575003 4.108886 -3.105880 3.387311 2.746337 -2.672953
wb_dma_de/always_23/block_1/stmt_6 0.390571 0.203510 3.566563 -0.161713 -1.090041 -0.016587 -0.933720 2.018374 1.893901 -0.144796 0.882634 -4.760903 -1.833888 -0.863661 -2.091853 0.456750 1.701814 0.454359 0.988272 -3.618033
wb_dma_rf/inst_u25 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_wb_mast/input_mast_go 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.128974 -0.643038 1.397522 0.524043 -0.491484 -0.485788 -1.458759 1.007177 0.217549 1.651596 -0.358184 -4.079085 0.007025 -1.506227 -0.634810 -0.910071 0.977450 -0.180643 -1.131896 -2.517532
wb_dma_ch_sel/assign_125_de_start/expr_1 -0.625155 0.463690 -0.975399 -1.064769 -1.598648 -0.967305 0.928440 -1.905961 -0.886551 1.546735 -0.143131 -0.063509 -1.853830 -4.332600 -1.428280 1.746935 2.811716 -2.373359 -2.293873 -2.573477
wb_dma_de/always_23/block_1/case_1/block_2/if_1 2.240300 -2.105542 -0.605067 -1.364592 2.440200 -1.451293 1.170648 1.100202 2.935828 2.385096 2.044885 -0.056402 0.306722 -1.381164 -1.028528 -3.780755 0.413285 -0.428269 -1.569077 -0.475935
wb_dma_ch_sel/assign_151_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -3.142008 -0.860284 0.908461 -0.366968 -2.118781 2.190228 1.072304 -1.378413 1.354030 -2.493150 0.201687 0.776704 -3.078626 -1.660265 -0.565579 4.462624 0.884932 0.937634 0.873126 -1.508785
wb_dma_wb_mast/reg_mast_dout 1.758507 -1.609409 -0.297148 -1.362904 -0.791892 2.082943 -1.049358 -1.750743 3.312032 -2.970787 2.554739 -0.221577 0.383676 -0.662917 0.331696 4.171785 -3.443267 3.744919 2.437294 0.749445
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/assign_100_valid -2.576576 1.380712 0.617368 -2.211388 -0.760169 -3.807409 5.925473 -0.378859 -1.535858 0.356904 0.168954 -2.185923 0.084149 1.383494 -0.211470 3.108858 1.872248 -1.923531 0.593004 -0.504743
wb_dma_ch_sel/assign_131_req_p0 -2.481051 0.751797 1.552697 -0.600291 -1.420031 -2.133773 4.357250 -0.047976 0.877823 -3.167836 -2.728603 -3.546641 -1.408735 2.136701 -0.241917 1.877673 -1.084763 -1.669052 -1.598871 -1.309409
wb_dma_ch_sel/assign_135_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_ch_rf/input_dma_done_all -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 -0.593787 -2.027090 0.187155 -0.215990 -0.449070 2.572592 -3.015502 -0.228374 2.997664 -1.644072 -1.538667 -0.982705 0.016164 0.349906 -0.085276 6.165929 -3.924163 1.874071 2.728186 -2.284975
wb_dma_pri_enc_sub/wire_pri_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/input_wb_rf_din -2.723362 3.161707 1.233435 -0.772710 -2.450664 -0.418223 -0.273880 1.133658 -0.454616 -0.330628 -0.580748 -5.258003 0.699012 -2.802012 -0.337383 0.945875 1.301034 1.635158 5.550496 1.654826
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma_ch_sel/assign_157_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_sel/assign_139_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/always_38/case_1 -0.625155 0.463690 -0.975399 -1.064769 -1.598648 -0.967305 0.928440 -1.905961 -0.886551 1.546735 -0.143131 -0.063509 -1.853830 -4.332600 -1.428280 1.746935 2.811716 -2.373359 -2.293873 -2.573477
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -1.887143 -1.192527 -2.459397 -2.436638 1.632343 -1.329612 4.279582 -0.662767 0.527131 -0.079657 2.988911 4.723713 -1.167967 -0.109666 -0.948245 2.290087 0.278006 -3.028796 1.392850 1.035952
wb_dma/constraint_wb0_cyc_o 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma/input_wb0_addr_i 2.312995 5.611512 4.019534 -1.741159 -2.162560 1.724265 -0.758728 -1.053262 1.148823 -1.874368 5.216676 -0.381709 -0.819195 -2.752411 -2.615303 -2.846955 2.963521 1.008784 4.658814 -1.790602
wb_dma_de/input_mast1_drdy 0.319981 0.423925 2.626218 0.010058 -0.046443 0.673963 -0.165677 1.429119 -0.118839 -0.167279 0.282634 2.013582 -2.273224 -0.402621 -1.144063 -0.724048 1.805765 0.306911 0.176043 -2.168773
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.772318 -1.937965 0.220135 1.006864 0.174761 -0.226672 -1.992483 0.710319 -0.056862 2.582800 -1.195167 -3.019126 0.473180 -1.836126 0.129441 -1.336400 0.549746 0.353704 -1.967687 -1.756079
wb_dma_wb_if/input_wb_ack_i -0.057397 -0.258926 -1.593881 -1.796265 -1.566532 2.596515 -0.819596 -0.749097 2.297250 -2.146055 -0.145709 1.934640 -2.005146 -3.180328 0.961591 7.089065 -1.064557 2.784045 2.524143 2.266689
wb_dma_ch_sel/wire_pri_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/assign_3_ch_am0 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_rf/input_ch_sel 1.009198 -2.278213 -1.106322 -2.103618 1.218362 2.190767 1.756283 -3.774806 5.707568 0.344647 0.603596 -1.720022 4.470791 -3.101370 2.521150 -1.143261 -4.577287 0.465191 0.506358 -1.424267
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 1.690724 -2.301945 2.881731 -2.204389 3.086969 -2.324387 3.537516 1.095132 -0.425515 3.001161 0.456969 0.202902 1.052366 -0.694335 3.135917 0.211473 -0.330616 2.573340 -1.145788 -0.325585
wb_dma_de/always_23/block_1/case_1 0.188115 3.007777 -1.276316 -2.296425 -0.080789 -0.714168 0.788973 -2.092215 2.065083 0.999300 -2.685083 1.549648 -0.420304 -2.737335 -2.497230 4.055566 -0.686343 -4.157489 -1.405047 -4.218226
wb_dma/wire_pause_req 3.002944 0.112916 1.202303 -3.028887 0.848124 -0.595236 2.357106 -1.424357 3.418096 -0.592790 -0.399371 2.471876 -1.049106 -3.484132 -0.520807 -2.138357 -1.392166 0.126735 -2.331256 -2.852678
wb_dma_wb_if/input_mast_go 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/input_de_csr -1.818959 -3.742083 -1.866570 -0.186982 -0.040449 1.973695 -0.738620 -1.550043 1.949794 -0.601295 -0.267261 0.671814 0.175633 -1.147972 1.386305 2.630487 -2.128131 2.540538 0.971916 0.771753
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/input_mast0_din -0.276251 -1.823652 -0.164553 -1.488316 -1.179317 3.015632 -1.208269 -1.016705 2.900182 -2.242398 2.830411 -0.392081 0.346162 -1.270994 0.509291 4.294347 -2.200752 2.724265 5.082822 0.057372
wb_dma_pri_enc_sub/always_3 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_pri_enc_sub/always_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/reg_adr0 -0.701676 -1.181171 2.111785 -2.242294 1.382794 -1.889116 3.747368 -0.198408 0.272830 -1.123543 4.055826 -0.070538 -0.276252 0.875284 1.538174 -1.236519 0.202478 2.691118 2.458253 1.962011
wb_dma_ch_sel/reg_adr1 -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_sel/assign_1_pri0 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_pri_enc/wire_pri26_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 0.546335 -0.042518 -0.200966 -1.809029 -3.129161 -0.113374 0.157190 0.585717 1.154899 0.599219 1.271899 -1.904061 2.922355 -1.149114 -3.451316 0.849403 -0.222900 1.864485 3.842039 -2.495198
wb_dma/wire_ptr_set -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -1.207307 -1.497764 3.318364 0.156540 0.084058 -1.020501 0.923921 2.300965 1.462831 0.532363 -0.235609 -3.631984 -1.899140 1.313120 -2.110602 1.704918 1.330546 -0.593696 -0.258820 -4.581645
wb_dma_de/reg_ptr_set -3.655156 -3.050983 -3.177459 -0.282695 -1.020237 0.228723 1.669769 -4.207959 -1.468723 3.835201 2.380219 -1.040060 1.979690 -4.382437 1.562215 1.426313 2.962046 0.888523 -0.223135 0.813372
wb_dma/wire_dma_nd -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_rf/assign_3_csr 1.984092 -2.561671 -1.560726 -0.589862 -0.015853 -0.445210 -1.660115 1.342493 0.897174 1.435256 2.658944 -1.302637 -1.489167 -3.166354 -1.000095 -0.508892 1.483478 0.164673 -0.448200 0.536518
wb_dma_rf/assign_4_dma_abort -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/assign_123_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.768250 -1.840645 3.314166 1.160998 0.842810 0.370534 -0.542590 2.817761 0.723979 -0.179645 0.259494 -2.020212 -0.828180 3.396920 -1.472857 2.690465 -0.798881 -2.009099 1.158768 -4.822935
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.772318 -1.937965 0.220135 1.006864 0.174761 -0.226672 -1.992483 0.710319 -0.056862 2.582800 -1.195167 -3.019126 0.473180 -1.836126 0.129441 -1.336400 0.549746 0.353704 -1.967687 -1.756079
wb_dma_rf/wire_ch4_csr -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_ch_rf/always_1/stmt_1/expr_1 1.656636 -2.896564 0.505544 -1.572413 -0.534248 -1.822116 2.162460 -1.029041 -0.949884 2.669222 1.320321 -3.759047 1.733924 -3.514247 2.360578 -0.320810 0.814632 1.968331 -1.354239 -0.676334
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_ch_pri_enc/wire_pri0_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/assign_10_ch_enable -1.887143 -1.192527 -2.459397 -2.436638 1.632343 -1.329612 4.279582 -0.662767 0.527131 -0.079657 2.988911 4.723713 -1.167967 -0.109666 -0.948245 2.290087 0.278006 -3.028796 1.392850 1.035952
wb_dma_wb_slv/reg_slv_we -3.025604 4.418356 1.168701 -0.423932 -0.412639 1.629655 3.871342 -2.370423 2.293226 -1.807140 -0.254212 2.208947 1.253420 3.859645 -0.129465 1.510229 1.198028 1.308054 2.446748 0.575520
wb_dma_de/input_txsz -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_wb_if/wire_mast_dout 1.758507 -1.609409 -0.297148 -1.362904 -0.791892 2.082943 -1.049358 -1.750743 3.312032 -2.970787 2.554739 -0.221577 0.383676 -0.662917 0.331696 4.171785 -3.443267 3.744919 2.437294 0.749445
wb_dma_ch_rf/wire_ch_enable -1.887143 -1.192527 -2.459397 -2.436638 1.632343 -1.329612 4.279582 -0.662767 0.527131 -0.079657 2.988911 4.723713 -1.167967 -0.109666 -0.948245 2.290087 0.278006 -3.028796 1.392850 1.035952
wb_dma_rf/wire_csr_we 1.954888 1.164856 2.865030 -2.696606 -0.938366 0.068920 1.966876 -2.476547 2.293564 -1.639353 -1.705323 0.774920 -0.275525 -2.582993 0.954640 -0.727184 -1.299829 3.683580 -0.892460 -2.517803
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel_checker/input_dma_busy -0.794892 -1.098568 0.000428 -0.670521 -1.151711 1.280418 -0.096558 -0.612511 1.414788 -1.176076 1.933760 -0.272790 -1.052984 -2.101414 0.458647 -0.452522 1.027018 3.766278 1.818450 2.069887
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/assign_9_ch_txsz -4.210034 3.409454 -0.512674 1.214349 -1.488575 2.414403 -2.662695 -1.544813 3.025705 -0.947652 -4.279425 -1.331321 -1.894819 -2.785681 -1.256989 -0.567925 0.937282 0.204951 -0.816956 0.306293
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_de/assign_65_done -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -1.622872 -0.499711 -2.183958 -1.216053 -3.055241 0.978323 1.933288 -3.595627 0.181221 -1.565439 3.129730 2.229122 -2.005780 -1.761738 -1.789748 3.831002 2.979123 1.573769 1.292660 0.063161
wb_dma_de/always_2/if_1/if_1 -1.762190 -3.782242 0.709699 0.498478 1.718342 -0.122174 1.771554 2.088008 -1.582361 3.674456 2.712830 2.075812 1.573470 2.724494 0.019955 0.415310 2.352002 1.240546 2.291550 -0.634341
wb_dma_ch_sel/assign_156_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/always_9/stmt_1/expr_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/assign_112_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_de/always_23/block_1/case_1/block_8 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_de/always_23/block_1/case_1/block_9 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_ch_rf/assign_28_this_ptr_set -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_ch_rf/always_22 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_de/always_23/block_1/case_1/block_1 -0.704118 2.531030 -0.245252 -2.110787 -0.712498 -1.284200 0.096383 -1.833581 -0.198504 0.049460 -1.129870 1.536534 -1.914378 -1.682350 -2.740517 6.954312 -0.052452 -3.374945 -0.238612 -4.367301
wb_dma_de/always_23/block_1/case_1/block_2 2.240300 -2.105542 -0.605067 -1.364592 2.440200 -1.451293 1.170648 1.100202 2.935828 2.385096 2.044885 -0.056402 0.306722 -1.381164 -1.028528 -3.780755 0.413285 -0.428269 -1.569077 -0.475935
wb_dma_de/always_23/block_1/case_1/block_3 -3.036447 2.602539 2.409140 1.073517 1.040718 0.237859 -2.204755 1.382623 -0.113929 1.955155 -3.404392 1.540348 -0.208245 2.930361 -3.827155 2.847441 0.504910 -1.917685 1.617358 -5.642636
wb_dma_de/always_23/block_1/case_1/block_4 -3.232961 2.241988 3.412191 0.992531 2.232335 1.416166 -2.310447 0.969093 0.092284 3.156448 -2.606238 2.406827 0.393757 1.558919 -2.250154 2.549602 0.622584 -1.248890 2.045570 -5.632418
wb_dma_ch_rf/always_27 -1.321766 0.417045 -0.134897 -1.619067 -2.670258 0.035164 2.753845 -4.167658 -0.838961 -0.288255 -1.215892 0.763647 -0.777540 -3.409741 0.286441 4.032825 1.086331 -0.018689 -1.486805 -2.884018
wb_dma_de/always_23/block_1/case_1/block_7 -1.884702 -2.455568 -3.796454 -1.834610 -1.235065 1.003790 0.870048 -1.000362 1.379672 0.349358 1.207165 -0.644033 -0.076834 -3.546636 1.930941 4.098911 0.534140 2.032179 2.804466 3.886672
wb_dma/assign_4_dma_rest 0.110793 -4.277434 -1.857601 -0.849701 1.804094 1.004429 -0.579591 -0.011870 2.421548 1.341519 1.838664 1.785488 1.076158 -0.457153 0.493117 -0.451255 -1.346471 2.396731 2.066512 0.668774
wb_dma_ch_rf/always_23/if_1 -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_sel/reg_ndr_r -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_de/assign_66_dma_done/expr_1 -1.477881 -0.935028 -0.141361 -0.954295 -0.937857 0.891304 1.219173 -3.292841 -0.828705 1.318078 -0.920670 2.477775 -0.207260 -3.208508 0.752793 2.878325 0.861171 0.595713 -0.892028 -2.691893
wb_dma_ch_sel/reg_req_r -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_ch_rf/reg_pointer_r -0.217506 -3.321718 0.409144 0.001575 1.033280 0.111960 -1.143084 2.366279 0.360276 0.331623 1.825881 -1.531425 0.171451 -0.310170 2.472543 -3.807012 0.379185 3.442634 1.306636 3.351724
wb_dma_ch_sel/assign_105_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_ch_pri_enc/wire_pri5_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/always_39/case_1 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_sel/always_6 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_ch_sel/always_7 -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_sel/always_4 -2.143681 0.568995 0.183623 -0.760896 -1.998901 -0.654448 2.384952 -2.670594 -1.371093 1.209528 -1.040665 -0.404443 -1.012193 -2.788480 -0.412859 2.680390 2.793889 -0.935263 -1.745158 -2.819255
wb_dma_ch_sel/always_5 -0.500467 -0.670457 -0.548966 -0.987435 -0.225273 -0.152554 -0.184904 -1.481175 -1.074093 3.169760 0.449248 1.486019 -1.273089 -5.012429 -0.588008 1.304296 2.699209 -1.641823 -1.524579 -2.792790
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -1.918683 2.034352 2.025568 -2.442937 0.779791 -0.880226 5.399794 -3.265800 1.621773 -0.243419 -1.942915 1.767569 1.491222 -0.195160 0.216129 0.745125 -1.718120 -2.307855 -0.742749 -4.163898
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_sel/always_1 -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_ch_arb/always_2/block_1/case_1/cond -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_sel/always_8 -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_ch_sel/always_9 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/assign_67_dma_done_all -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
wb_dma_ch_rf/wire_ch_txsz -4.210034 3.409454 -0.512674 1.214349 -1.488575 2.414403 -2.662695 -1.544813 3.025705 -0.947652 -4.279425 -1.331321 -1.894819 -2.785681 -1.256989 -0.567925 0.937282 0.204951 -0.816956 0.306293
wb_dma_ch_sel/assign_99_valid -2.576576 1.380712 0.617368 -2.211388 -0.760169 -3.807409 5.925473 -0.378859 -1.535858 0.356904 0.168954 -2.185923 0.084149 1.383494 -0.211470 3.108858 1.872248 -1.923531 0.593004 -0.504743
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -2.290972 3.372132 1.612128 -0.708648 0.131000 -0.232399 2.852035 -0.638090 1.212516 -2.106778 -0.671514 0.302219 0.005398 3.017498 -1.492061 4.605431 -1.147556 -3.643101 2.738716 -2.837703
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 1.234553 -0.037080 1.206192 -0.401144 -4.419222 0.419764 2.323141 1.455901 -0.910375 -0.598640 0.274430 -1.827049 -1.303866 -3.685518 -1.088657 -1.324492 3.797669 1.073217 0.273312 -1.185208
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -5.509043 -2.420830 0.142508 0.491736 0.519159 0.602593 3.057389 -0.613511 1.877090 -2.124800 -0.859662 1.466588 -1.665664 2.519039 0.222540 0.678263 -0.197782 2.215322 0.295445 1.283446
wb_dma/wire_ch2_txsz -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -3.232961 2.241988 3.412191 0.992531 2.232335 1.416166 -2.310447 0.969093 0.092284 3.156448 -2.606238 2.406827 0.393757 1.558919 -2.250154 2.549602 0.622584 -1.248890 2.045570 -5.632418
wb_dma_de/always_23/block_1 0.188115 3.007777 -1.276316 -2.296425 -0.080789 -0.714168 0.788973 -2.092215 2.065083 0.999300 -2.685083 1.549648 -0.420304 -2.737335 -2.497230 4.055566 -0.686343 -4.157489 -1.405047 -4.218226
wb_dma_ch_rf/always_22/if_1 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_de/wire_mast1_dout -0.765414 -1.165746 -1.094271 1.543390 -0.206474 2.449044 -4.836260 0.782490 1.866741 1.016288 0.559114 -2.158570 0.418540 -0.180903 -1.363479 2.337683 -0.218118 0.963608 2.409499 -0.423717
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_de/always_8/stmt_1 -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_ch_rf/wire_ch_done_we -1.832181 -0.626790 1.286205 -0.820321 -1.402758 0.937374 1.076049 -1.667476 1.425685 -0.842019 -1.917863 -0.036187 -1.977046 -2.442367 -0.591738 3.670348 -0.097011 -0.100345 -1.043480 -3.864614
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -5.509043 -2.420830 0.142508 0.491736 0.519159 0.602593 3.057389 -0.613511 1.877090 -2.124800 -0.859662 1.466588 -1.665664 2.519039 0.222540 0.678263 -0.197782 2.215322 0.295445 1.283446
wb_dma_de/reg_ld_desc_sel -0.491798 -0.080660 1.684550 -2.520524 4.039845 -4.451942 2.026573 0.502327 2.126844 4.055503 -4.552099 -2.714226 1.916311 1.042084 0.090025 2.582290 -2.679542 0.437879 -1.997003 -3.389500
wb_dma_ch_sel/assign_154_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_de/assign_83_wr_ack -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma/wire_dma_done_all -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
assert_wb_dma_rf/input_ch0_am1 -1.058499 -1.469718 0.620449 1.654137 0.463373 -0.051777 0.315684 -0.766871 -0.579393 1.133957 1.980563 0.014786 -0.545211 1.058722 -0.748257 -3.981538 3.029651 2.425861 -1.139275 0.236348
wb_dma_ch_arb/reg_state -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_ch_sel/input_ch0_csr 1.961244 0.355704 2.343482 -1.210619 -2.444184 0.199490 -1.688199 -2.434728 -3.097131 0.001500 -0.067907 1.255868 -0.350510 -2.927659 -1.230317 4.026078 -1.035419 -1.952465 0.315606 -7.452520
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -3.036447 2.602539 2.409140 1.073517 1.040718 0.237859 -2.204755 1.382623 -0.113929 1.955155 -3.404392 1.540348 -0.208245 2.930361 -3.827155 2.847441 0.504910 -1.917685 1.617358 -5.642636
wb_dma_ch_sel/assign_153_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_wb_mast 0.905176 0.171810 -1.566000 -1.054332 -3.255592 1.682549 -0.405603 -0.099103 1.517882 -3.624213 1.228871 0.694093 -2.883945 -1.214167 -1.137541 7.433664 -0.003823 1.432436 2.143291 1.506420
wb_dma_ch_sel/assign_124_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_de/always_18/stmt_1 -0.752861 -2.833064 -3.317267 0.299492 -1.001277 -1.671002 0.414594 2.997025 0.233905 0.106800 0.875915 -4.425533 -1.196832 0.594056 -0.074392 2.472138 1.458393 0.236048 0.514456 4.368357
wb_dma_ch_rf/wire_ch_csr_dewe -0.593787 -2.027090 0.187155 -0.215990 -0.449070 2.572592 -3.015502 -0.228374 2.997664 -1.644072 -1.538667 -0.982705 0.016164 0.349906 -0.085276 6.165929 -3.924163 1.874071 2.728186 -2.284975
wb_dma_ch_pri_enc/input_pri2 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_pri_enc/input_pri3 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_pri_enc/input_pri0 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_pri_enc/input_pri1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma/wire_de_adr1_we -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_sel/assign_6_pri1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_sel/assign_129_req_p0/expr_1 -0.984683 -0.557466 2.128961 1.351666 -1.537033 -0.356539 -0.462684 2.455924 0.174984 -1.379496 -2.359120 -3.784876 -2.151311 1.940597 -2.149576 2.983180 -0.101461 -2.832973 -0.751343 -4.591156
wb_dma_rf/wire_csr 1.984092 -2.561671 -1.560726 -0.589862 -0.015853 -0.445210 -1.660115 1.342493 0.897174 1.435256 2.658944 -1.302637 -1.489167 -3.166354 -1.000095 -0.508892 1.483478 0.164673 -0.448200 0.536518
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -2.290636 -0.643333 -0.864403 -0.126884 -2.905767 2.696937 0.419486 -2.088042 -0.304149 -1.094863 2.575517 0.547502 -2.226040 -4.527699 0.886046 1.682902 3.306726 1.995864 1.135120 2.069448
wb_dma_ch_sel/always_37/if_1 -2.777351 0.927940 1.544674 -2.457971 2.234051 0.496111 4.590609 -3.585043 2.321436 0.884269 -1.136018 3.842771 2.393391 -0.746886 1.199537 0.098078 -2.211925 -1.618293 0.699005 -3.548757
wb_dma_de/always_6/if_1/cond -1.137276 -0.159164 -1.641322 0.540685 -3.033120 1.755710 -3.045271 -1.882772 1.399252 0.033688 -0.655753 -4.803671 -0.541071 -4.519156 -0.410069 1.974510 0.958999 1.030882 0.098690 -0.226393
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -3.036447 2.602539 2.409140 1.073517 1.040718 0.237859 -2.204755 1.382623 -0.113929 1.955155 -3.404392 1.540348 -0.208245 2.930361 -3.827155 2.847441 0.504910 -1.917685 1.617358 -5.642636
wb_dma_ch_rf/always_8/stmt_1 0.935327 -1.332718 0.771281 0.198988 2.394664 -0.908546 0.993066 0.361674 2.732493 3.070646 -1.944817 -2.056618 2.221427 -0.181642 0.055435 -4.432970 -0.747464 -0.449422 -3.180094 -2.409735
wb_dma_ch_sel/assign_108_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_ch_pri_enc/wire_pri9_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_sel/wire_pri2 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_sel/wire_pri3 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_sel/wire_pri0 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_sel/wire_pri1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -2.191700 -2.171553 0.834102 -0.337973 -0.906779 -0.273179 0.654782 -0.896800 2.119817 0.423830 -2.768508 -3.091408 -1.466242 -2.220060 -0.603580 2.118535 -0.002592 0.811813 -2.036164 -3.538723
wb_dma_rf/input_ptr_set -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_rf/always_2/if_1/if_1 3.710887 0.454605 2.064523 -3.985488 -1.095692 -1.057326 1.548461 -1.315783 1.620539 -1.582136 0.163047 1.876457 -2.217020 -4.288129 0.166602 0.204983 -0.452591 2.757774 -1.102209 -2.215122
wb_dma_de/assign_77_read_hold 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_pri_enc_sub/input_valid 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -1.571009 -2.457359 3.029764 1.063330 0.121716 1.082215 -0.183931 2.355865 0.547472 -1.177777 -0.403311 -1.188027 -1.232617 3.186623 -0.922537 4.444933 -1.451906 -1.716771 1.572476 -4.832033
wb_dma_ch_rf/always_27/stmt_1 -1.321766 0.417045 -0.134897 -1.619067 -2.670258 0.035164 2.753845 -4.167658 -0.838961 -0.288255 -1.215892 0.763647 -0.777540 -3.409741 0.286441 4.032825 1.086331 -0.018689 -1.486805 -2.884018
wb_dma_wb_slv/assign_2_pt_sel/expr_1 1.587935 -0.849764 1.200920 3.674886 0.303479 5.732773 -4.405488 2.641078 2.952578 -2.000678 2.103908 -0.246948 -1.207841 0.630331 -1.712831 -0.378289 -1.058900 -4.471346 1.857655 -3.254653
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_ch_sel/wire_valid -1.887143 -1.192527 -2.459397 -2.436638 1.632343 -1.329612 4.279582 -0.662767 0.527131 -0.079657 2.988911 4.723713 -1.167967 -0.109666 -0.948245 2.290087 0.278006 -3.028796 1.392850 1.035952
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_de/wire_chunk_cnt_is_0_d -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_sel/assign_109_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 1.652217 1.628913 2.813434 -2.584548 -1.110689 -2.555655 4.616906 0.145322 2.909612 -0.838540 2.324577 -4.247709 -0.602868 -0.327756 -1.500946 -2.783721 2.529831 1.119630 -0.890693 -1.336308
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_de/assign_75_mast1_dout -0.765414 -1.165746 -1.094271 1.543390 -0.206474 2.449044 -4.836260 0.782490 1.866741 1.016288 0.559114 -2.158570 0.418540 -0.180903 -1.363479 2.337683 -0.218118 0.963608 2.409499 -0.423717
wb_dma/constraint_csr 0.772318 -1.937965 0.220135 1.006864 0.174761 -0.226672 -1.992483 0.710319 -0.056862 2.582800 -1.195167 -3.019126 0.473180 -1.836126 0.129441 -1.336400 0.549746 0.353704 -1.967687 -1.756079
wb_dma_ch_rf/always_5/if_1 -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_ch_pri_enc/wire_pri21_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/assign_157_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_wb_mast/assign_1/expr_1 -0.355880 -0.168622 -1.295765 1.865080 -3.248251 2.693912 -3.962077 2.533290 0.764694 -1.072236 2.954818 0.525317 -2.866414 1.039208 -5.123340 3.244426 3.695605 -0.135332 3.433449 -0.815623
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_de/reg_mast1_adr 0.543342 -4.073624 -1.093002 -0.170862 1.591423 0.094480 2.031274 -0.482265 1.260660 1.074464 7.108768 1.521425 -0.030404 2.097288 -1.880178 2.444913 1.313177 -2.517717 0.399341 -2.276756
wb_dma_ch_pri_enc/wire_pri17_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/assign_141_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_sel/input_ch2_csr -0.154436 0.546414 1.138892 -1.074020 -2.887642 0.806050 -0.163860 -1.372047 -3.125833 0.943250 -1.825244 -1.092038 0.933373 -2.840633 1.746590 6.253152 0.092224 0.153382 2.232838 -3.046670
wb_dma_ch_rf/assign_13_ch_txsz_we -4.362003 -0.649594 -2.809881 1.542593 -0.660949 0.753214 -1.518963 -2.303496 1.317014 0.837430 -3.654848 -2.903670 0.117620 -1.234008 -0.100667 2.177309 -0.480847 -0.806835 -1.965131 -0.000172
wb_dma_ch_sel/assign_130_req_p0 -0.984683 -0.557466 2.128961 1.351666 -1.537033 -0.356539 -0.462684 2.455924 0.174984 -1.379496 -2.359120 -3.784876 -2.151311 1.940597 -2.149576 2.983180 -0.101461 -2.832973 -0.751343 -4.591156
wb_dma_ch_arb/always_1/if_1/stmt_2 -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_ch_sel/assign_106_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_ch_pri_enc/wire_pri28_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_rf/always_11/if_1/if_1 -1.600142 -0.986757 3.235225 0.743507 0.388384 0.334822 0.851056 2.002804 1.651159 -0.316572 -1.039946 0.398564 -3.390040 1.160654 -2.727495 0.422743 1.658255 -1.186644 -1.350490 -4.889672
wb_dma_wb_if/wire_slv_adr 2.312995 5.611512 4.019534 -1.741159 -2.162560 1.724265 -0.758728 -1.053262 1.148823 -1.874368 5.216676 -0.381709 -0.819195 -2.752411 -2.615303 -2.846955 2.963521 1.008784 4.658814 -1.790602
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_ch_sel/input_ch1_csr -0.154436 0.546414 1.138892 -1.074020 -2.887642 0.806050 -0.163860 -1.372047 -3.125833 0.943250 -1.825244 -1.092038 0.933373 -2.840633 1.746590 6.253152 0.092224 0.153382 2.232838 -3.046670
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma/wire_pt1_sel_i -1.338606 -1.779617 -0.873618 1.949832 -0.662843 2.510243 -4.116042 0.652696 1.475946 -0.086745 2.556090 -2.345445 0.580485 2.167399 -2.038895 3.986130 -0.394450 -0.112375 3.571329 -1.217667
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.842369 -3.174816 -1.349487 0.874188 0.855984 -0.709159 0.389342 0.068475 -1.256127 3.327603 2.121564 0.474423 0.135611 0.490281 -0.999547 0.135660 2.939706 -0.194176 -0.174849 -0.799841
wb_dma/wire_pt1_sel_o 0.287539 -2.032732 0.700254 2.233369 0.351420 2.395352 -2.913274 2.206907 0.543650 -0.519689 -0.549158 1.587953 -2.675889 -0.770600 -0.886793 -2.643055 0.592392 0.198468 -1.511642 -0.805238
wb_dma_ch_sel/assign_127_req_p0/expr_1 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_pri_enc/inst_u16 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_sel/always_48/case_1 -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_ch_sel/input_ch7_csr -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
assert_wb_dma_rf/input_ch0_txsz -1.770371 0.935554 0.593741 1.757604 -1.546391 1.209202 -1.139021 0.678769 1.464902 -0.625201 0.188311 -3.463138 -1.297039 0.274408 -1.023157 -1.931184 2.827612 2.436794 -0.209878 1.853654
assert_wb_dma_rf -1.815265 0.604042 0.659085 1.944822 -1.227828 0.448494 -0.169810 -0.749375 -0.249819 0.315794 1.454088 -2.033116 -1.118908 0.574742 -1.248720 -3.276525 4.201770 2.615059 -0.775081 1.164848
wb_dma_ch_rf/reg_ch_am0_r 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_ch_rf/always_4/if_1 -0.217506 -3.321718 0.409144 0.001575 1.033280 0.111960 -1.143084 2.366279 0.360276 0.331623 1.825881 -1.531425 0.171451 -0.310170 2.472543 -3.807012 0.379185 3.442634 1.306636 3.351724
wb_dma_de/always_4/if_1/if_1/stmt_1 -2.191700 -2.171553 0.834102 -0.337973 -0.906779 -0.273179 0.654782 -0.896800 2.119817 0.423830 -2.768508 -3.091408 -1.466242 -2.220060 -0.603580 2.118535 -0.002592 0.811813 -2.036164 -3.538723
wb_dma_de/always_14/stmt_1/expr_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_de/wire_use_ed 0.104318 0.642056 3.501563 -2.762427 2.241600 -0.056245 -2.242800 1.162887 3.431858 1.560574 -3.228857 -0.398390 1.942225 0.802923 -0.512118 3.750358 -3.701050 4.892143 5.619454 -3.822766
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 2.240300 -2.105542 -0.605067 -1.364592 2.440200 -1.451293 1.170648 1.100202 2.935828 2.385096 2.044885 -0.056402 0.306722 -1.381164 -1.028528 -3.780755 0.413285 -0.428269 -1.569077 -0.475935
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_ch_sel/always_7/stmt_1/expr_1 -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_sel/input_nd_i -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
assert_wb_dma_ch_sel/input_req_i -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_rf/reg_ch_rl 1.656636 -2.896564 0.505544 -1.572413 -0.534248 -1.822116 2.162460 -1.029041 -0.949884 2.669222 1.320321 -3.759047 1.733924 -3.514247 2.360578 -0.320810 0.814632 1.968331 -1.354239 -0.676334
wb_dma_de/reg_paused 1.984092 -2.561671 -1.560726 -0.589862 -0.015853 -0.445210 -1.660115 1.342493 0.897174 1.435256 2.658944 -1.302637 -1.489167 -3.166354 -1.000095 -0.508892 1.483478 0.164673 -0.448200 0.536518
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma_wb_if/wire_mast_drdy -1.418082 -1.126512 0.916561 -1.098343 -0.553248 1.240830 0.758168 4.525385 -0.471311 -0.474641 -2.756109 1.552773 -4.295297 -2.891243 2.716364 6.539475 1.292326 0.402721 1.347232 2.233692
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -1.452452 -3.939619 0.466011 -1.732625 0.259424 -1.252400 4.249292 -0.593989 1.800469 -0.331034 1.881415 -1.616658 -0.548429 -0.035402 0.850098 2.050152 -0.045921 1.914776 -0.098688 -0.335396
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_sel/assign_100_valid/expr_1 -2.576576 1.380712 0.617368 -2.211388 -0.760169 -3.807409 5.925473 -0.378859 -1.535858 0.356904 0.168954 -2.185923 0.084149 1.383494 -0.211470 3.108858 1.872248 -1.923531 0.593004 -0.504743
wb_dma_wb_if/inst_u1 -3.378882 3.534948 -0.073767 -0.380725 -0.096595 1.282737 1.798717 -0.556011 0.875005 -2.315632 1.474459 2.731986 -1.194201 1.585143 -1.423236 -0.786210 1.611449 -2.400947 2.649119 1.056003
wb_dma_wb_if/inst_u0 0.905176 0.171810 -1.566000 -1.054332 -3.255592 1.682549 -0.405603 -0.099103 1.517882 -3.624213 1.228871 0.694093 -2.883945 -1.214167 -1.137541 7.433664 -0.003823 1.432436 2.143291 1.506420
wb_dma_ch_sel 0.334912 1.006020 0.243398 -2.603789 0.287144 -1.423111 2.646562 -1.533760 -0.252547 1.097154 -1.904738 1.652159 0.962102 -1.594980 0.192553 3.068701 -1.557977 -2.841516 -0.449419 -3.521254
wb_dma_rf/input_de_csr_we -0.593787 -2.027090 0.187155 -0.215990 -0.449070 2.572592 -3.015502 -0.228374 2.997664 -1.644072 -1.538667 -0.982705 0.016164 0.349906 -0.085276 6.165929 -3.924163 1.874071 2.728186 -2.284975
wb_dma_rf/wire_ch0_adr0 1.899286 -1.162926 3.204526 -2.616814 0.999566 -1.683297 1.335385 1.855423 -0.270956 3.315471 3.303679 -2.346437 1.743606 -0.995135 0.471068 0.943143 1.494994 2.808179 3.979662 -1.870193
wb_dma_rf/wire_ch0_adr1 -2.177380 0.797538 -0.268354 1.516089 -2.494565 -0.398434 0.198864 0.784027 0.200230 -1.377729 0.392215 -4.540268 -1.826708 1.091429 -1.420992 -1.056082 3.291749 1.240004 -0.998335 2.420382
wb_dma_de/always_9/stmt_1/expr_1 -0.297570 -1.835476 -0.612849 2.114074 -0.285881 0.310364 -3.389271 0.479556 0.005045 2.400375 -1.708643 -4.751289 0.426489 -0.684816 -0.820768 2.163812 -0.111027 -2.280128 -2.193869 -3.195234
wb_dma_ch_sel/always_42/case_1/cond 0.759996 -3.039657 0.195597 -1.651690 0.334585 1.189787 1.289147 -2.340265 1.139017 0.239669 -0.516120 2.212281 0.756514 -3.355427 2.321794 1.020387 -2.393152 1.731767 -1.025712 -1.800956
wb_dma_wb_slv/input_wb_cyc_i 1.682834 -1.236586 0.306947 2.180205 -1.866416 3.776487 -0.471198 0.422820 1.397788 -4.312750 5.325979 -3.833114 -0.635946 1.059201 -0.491470 2.337213 -1.173758 -4.464961 1.636100 -1.304712
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_de/reg_tsz_cnt -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_ch_sel/reg_ndr -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_de/assign_83_wr_ack/expr_1 -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma_de/reg_de_txsz_we -0.502223 -0.770106 -0.673111 1.251633 -1.958205 1.578249 -3.515896 -0.431983 2.186977 -0.508024 -1.425717 -5.184345 -0.607933 -2.348482 -0.989310 1.637472 -0.633804 0.025647 -0.718983 -1.540992
wb_dma_ch_rf/reg_pointer_sr -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_rf/input_de_adr1_we -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -3.232961 2.241988 3.412191 0.992531 2.232335 1.416166 -2.310447 0.969093 0.092284 3.156448 -2.606238 2.406827 0.393757 1.558919 -2.250154 2.549602 0.622584 -1.248890 2.045570 -5.632418
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/always_43/case_1/cond -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_ch_rf/reg_ch_adr0_r 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_ch_pri_enc/input_valid 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_pri_enc/reg_pri_out1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.785227 -3.314296 -3.073019 -0.324996 0.475313 -0.493708 -0.326668 2.877573 1.218471 1.192835 1.374398 -2.284947 -0.456870 -0.199509 0.612213 2.770801 0.681815 1.208927 2.219061 4.228337
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.110793 -4.277434 -1.857601 -0.849701 1.804094 1.004429 -0.579591 -0.011870 2.421548 1.341519 1.838664 1.785488 1.076158 -0.457153 0.493117 -0.451255 -1.346471 2.396731 2.066512 0.668774
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -4.364164 -1.225242 1.407611 0.739122 0.749797 1.242660 2.579652 -0.197237 1.418739 -1.888899 -1.110642 3.710435 -2.569664 1.482718 -0.175294 -1.835511 0.855146 1.817814 -0.628412 0.308308
wb_dma_ch_sel/input_req_i -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_rf/assign_4_dma_abort/expr_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/always_1/case_1/stmt_8 -0.196972 -0.871688 1.476846 -0.523810 3.039154 -2.261424 -1.360980 -0.672727 -0.630615 2.222741 0.214585 -0.534630 -0.095655 0.215676 0.310505 -0.999429 -0.178787 2.215364 0.419741 -1.268230
wb_dma_ch_rf/wire_ptr_inv -4.307057 -3.148011 -0.942762 1.576570 1.316486 0.534305 0.483329 0.319549 2.752269 -0.485259 -1.945622 0.247487 -1.412500 2.615577 -1.343898 0.406983 -0.680420 0.445713 -1.222608 -0.549562
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.428739 1.171106 2.622422 -0.238019 -1.375898 1.464861 -1.203309 1.377597 0.889314 -0.647374 0.908597 0.225129 -2.468448 -1.995887 -1.805853 -0.398066 2.396409 1.220858 1.633147 -1.964155
wb_dma_ch_sel/assign_138_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_rf/always_1/case_1/stmt_1 1.984092 -2.561671 -1.560726 -0.589862 -0.015853 -0.445210 -1.660115 1.342493 0.897174 1.435256 2.658944 -1.302637 -1.489167 -3.166354 -1.000095 -0.508892 1.483478 0.164673 -0.448200 0.536518
wb_dma_rf/always_1/case_1/stmt_6 2.336751 -0.185078 2.841949 0.869962 1.872250 -0.602088 0.463191 3.566920 3.502684 0.110084 1.270618 -4.024356 -0.091073 2.307158 -0.963397 -4.068049 0.533334 -0.487543 -0.135880 -1.217944
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_sel/always_43/case_1 -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_ch_sel/assign_9_pri2 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_pri_enc_sub/always_1/case_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_rf/always_2/if_1 3.710887 0.454605 2.064523 -3.985488 -1.095692 -1.057326 1.548461 -1.315783 1.620539 -1.582136 0.163047 1.876457 -2.217020 -4.288129 0.166602 0.204983 -0.452591 2.757774 -1.102209 -2.215122
wb_dma/wire_dma_abort -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_wb_if/input_wb_stb_i 0.838842 0.403714 2.198304 -1.406091 -2.056594 -1.775592 2.019072 1.281126 0.902814 -0.655095 2.862650 -5.557721 -1.508031 -1.077088 -1.506116 0.478229 2.813228 0.430467 0.907789 -1.109685
wb_dma_rf/input_de_txsz -1.189924 -2.290982 -0.654614 1.625713 -0.292129 0.422044 -2.356884 0.108686 0.711632 1.348125 -2.690959 -3.648669 -0.059611 -0.363379 -0.606506 3.084141 -1.050026 -1.556278 -2.086925 -3.120660
wb_dma_ch_pri_enc/wire_pri3_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/wire_gnt_p1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/wire_gnt_p0 -4.460199 -1.079654 -0.567836 -0.099341 -0.062183 -0.267648 3.228394 -2.264959 1.403099 -2.914018 0.381916 0.695909 0.216784 4.903645 -1.328411 4.302119 -2.213930 -0.896658 1.350978 -1.258512
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 1.984092 -2.561671 -1.560726 -0.589862 -0.015853 -0.445210 -1.660115 1.342493 0.897174 1.435256 2.658944 -1.302637 -1.489167 -3.166354 -1.000095 -0.508892 1.483478 0.164673 -0.448200 0.536518
wb_dma/input_wb0_err_i -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/always_44/case_1/stmt_4 -0.567408 -3.813115 1.592791 -0.456124 2.911140 -0.577673 2.791554 1.463651 1.464409 0.351716 2.449630 1.931992 0.156016 2.978264 0.648118 -1.286449 -0.635206 1.854208 0.428940 0.040631
wb_dma_ch_sel/always_44/case_1/stmt_1 0.111342 -1.334176 0.735998 -1.510116 0.113897 -0.977063 1.060263 -1.537527 -0.459507 0.603194 4.761211 -1.255610 0.512348 -0.466671 0.407978 -0.026654 1.573791 2.333168 3.241845 -0.027934
wb_dma_wb_mast/wire_wb_data_o -0.765414 -1.165746 -1.094271 1.543390 -0.206474 2.449044 -4.836260 0.782490 1.866741 1.016288 0.559114 -2.158570 0.418540 -0.180903 -1.363479 2.337683 -0.218118 0.963608 2.409499 -0.423717
wb_dma_de/always_6/if_1/if_1/stmt_1 -2.016725 -0.376573 -0.093883 2.555669 0.837231 1.019152 -2.959930 0.636936 1.467551 1.860385 -4.028508 -0.600616 -0.847524 0.653403 -2.411404 0.089485 0.098330 -2.390047 -2.828646 -3.955467
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_sel/always_38/case_1/cond -2.143681 0.568995 0.183623 -0.760896 -1.998901 -0.654448 2.384952 -2.670594 -1.371093 1.209528 -1.040665 -0.404443 -1.012193 -2.788480 -0.412859 2.680390 2.793889 -0.935263 -1.745158 -2.819255
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -3.173293 -1.659476 -3.120488 0.922327 -2.144464 1.866292 -1.388220 -2.099344 0.637115 -0.435663 0.448315 -1.678858 -1.173794 -2.873018 0.444004 1.759519 1.592122 1.715422 0.145038 2.729358
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -1.189924 -2.290982 -0.654614 1.625713 -0.292129 0.422044 -2.356884 0.108686 0.711632 1.348125 -2.690959 -3.648669 -0.059611 -0.363379 -0.606506 3.084141 -1.050026 -1.556278 -2.086925 -3.120660
wb_dma_de/assign_4_use_ed 0.104318 0.642056 3.501563 -2.762427 2.241600 -0.056245 -2.242800 1.162887 3.431858 1.560574 -3.228857 -0.398390 1.942225 0.802923 -0.512118 3.750358 -3.701050 4.892143 5.619454 -3.822766
assert_wb_dma_wb_if/assert_a_wb_stb 0.295934 -3.086076 -0.394517 2.113561 0.709766 1.346258 -2.590870 2.476352 0.719735 -0.360395 0.474714 -0.559595 -1.693033 0.352828 -0.780238 -1.840061 -0.265374 -0.121339 -0.847948 0.252123
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -1.426737 -2.169324 1.097765 0.449421 -0.111246 -0.715577 0.109551 0.341094 1.486686 1.319884 -2.449087 -3.548112 -1.036755 -0.740416 -1.156342 1.708762 0.139902 -0.851989 -2.442758 -4.306839
wb_dma_ch_sel/assign_132_req_p0 -2.481051 0.751797 1.552697 -0.600291 -1.420031 -2.133773 4.357250 -0.047976 0.877823 -3.167836 -2.728603 -3.546641 -1.408735 2.136701 -0.241917 1.877673 -1.084763 -1.669052 -1.598871 -1.309409
wb_dma_ch_rf/always_25/if_1 -1.839149 -1.767668 -0.498346 2.038341 0.409803 -0.510378 -0.052785 -1.080572 -2.189598 3.028888 2.152547 0.144925 0.211836 1.352908 -1.112848 -2.284784 4.126210 1.146335 -1.054210 -0.487017
wb_dma_de/wire_rd_ack -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma/wire_slv0_adr 1.925779 5.635573 3.333870 -1.559821 -2.130314 1.381816 -1.104825 -1.413135 1.437732 -0.897225 3.636688 -1.311010 0.495194 -3.507382 -2.523334 -4.237790 2.337264 0.604499 3.881922 -2.194360
wb_dma_wb_slv/input_wb_stb_i 0.838842 0.403714 2.198304 -1.406091 -2.056594 -1.775592 2.019072 1.281126 0.902814 -0.655095 2.862650 -5.557721 -1.508031 -1.077088 -1.506116 0.478229 2.813228 0.430467 0.907789 -1.109685
wb_dma_ch_sel/assign_96_valid/expr_1 2.426769 0.143712 -0.661943 -4.081485 -3.209367 -2.869113 4.604376 0.050116 -0.783194 1.063123 -1.838146 0.158087 -0.529578 -1.683457 -1.065461 4.169628 2.827939 2.177312 2.991229 -2.747735
wb_dma_ch_sel/always_4/stmt_1 -2.143681 0.568995 0.183623 -0.760896 -1.998901 -0.654448 2.384952 -2.670594 -1.371093 1.209528 -1.040665 -0.404443 -1.012193 -2.788480 -0.412859 2.680390 2.793889 -0.935263 -1.745158 -2.819255
wb_dma_rf/wire_pointer2_s -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_de/reg_chunk_dec -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_de/reg_chunk_cnt_is_0_r -2.191700 -2.171553 0.834102 -0.337973 -0.906779 -0.273179 0.654782 -0.896800 2.119817 0.423830 -2.768508 -3.091408 -1.466242 -2.220060 -0.603580 2.118535 -0.002592 0.811813 -2.036164 -3.538723
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma/wire_wb0_cyc_o 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -2.799559 -0.096045 -1.421760 -1.351846 1.885794 0.529897 3.448820 -1.182236 2.426362 -0.654892 1.027432 4.276781 0.783003 2.347498 -1.564272 2.910539 -1.850270 -2.378536 3.000740 -0.660388
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -3.084303 -0.252509 2.744013 -1.535539 0.209711 1.134886 3.670830 -1.711199 1.913770 -3.811006 -2.764334 1.820472 0.120228 0.901822 2.182842 2.292947 -4.837675 -0.936535 0.713614 -2.565768
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_rf/reg_ch_adr1_r -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma/input_wb0_cyc_i 1.239816 0.261605 -0.541733 1.368606 -0.916107 2.285615 -1.093572 -1.728884 4.733945 -2.132144 4.746570 -5.290943 1.310266 1.380930 -1.770528 2.685345 -0.820741 -2.501106 2.954911 -1.818563
wb_dma_ch_sel/always_8/stmt_1 -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -1.818959 -3.742083 -1.866570 -0.186982 -0.040449 1.973695 -0.738620 -1.550043 1.949794 -0.601295 -0.267261 0.671814 0.175633 -1.147972 1.386305 2.630487 -2.128131 2.540538 0.971916 0.771753
wb_dma_wb_slv -3.378882 3.534948 -0.073767 -0.380725 -0.096595 1.282737 1.798717 -0.556011 0.875005 -2.315632 1.474459 2.731986 -1.194201 1.585143 -1.423236 -0.786210 1.611449 -2.400947 2.649119 1.056003
wb_dma_de/inst_u0 -1.762190 -3.782242 0.709699 0.498478 1.718342 -0.122174 1.771554 2.088008 -1.582361 3.674456 2.712830 2.075812 1.573470 2.724494 0.019955 0.415310 2.352002 1.240546 2.291550 -0.634341
wb_dma_de/inst_u1 -2.930440 -2.227484 -1.488226 2.838068 0.976202 0.345312 -2.080074 1.586418 -0.228927 2.141867 1.393690 -0.121368 -0.343270 3.628774 -3.258089 0.294101 2.244902 -2.013462 1.075356 -1.639112
wb_dma_pri_enc_sub/input_pri_in -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.502223 -0.770106 -0.673111 1.251633 -1.958205 1.578249 -3.515896 -0.431983 2.186977 -0.508024 -1.425717 -5.184345 -0.607933 -2.348482 -0.989310 1.637472 -0.633804 0.025647 -0.718983 -1.540992
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_sel/assign_146_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_sel/assign_101_valid/expr_1 -2.576576 1.380712 0.617368 -2.211388 -0.760169 -3.807409 5.925473 -0.378859 -1.535858 0.356904 0.168954 -2.185923 0.084149 1.383494 -0.211470 3.108858 1.872248 -1.923531 0.593004 -0.504743
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_de/reg_de_adr1_we -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -1.622872 -0.499711 -2.183958 -1.216053 -3.055241 0.978323 1.933288 -3.595627 0.181221 -1.565439 3.129730 2.229122 -2.005780 -1.761738 -1.789748 3.831002 2.979123 1.573769 1.292660 0.063161
wb_dma_ch_sel/always_46/case_1 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_ch_rf/assign_11_ch_csr_we -2.290972 3.372132 1.612128 -0.708648 0.131000 -0.232399 2.852035 -0.638090 1.212516 -2.106778 -0.671514 0.302219 0.005398 3.017498 -1.492061 4.605431 -1.147556 -3.643101 2.738716 -2.837703
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -1.468960 -3.691500 -2.136585 1.979532 0.238374 1.419680 -3.284434 -0.863060 1.399623 1.833211 -3.124842 -2.166151 0.344875 -1.872232 0.444589 0.864567 -1.454978 0.523323 -2.802680 -1.255612
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma/wire_de_adr0_we 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_wb_slv/wire_rf_sel 2.434471 0.198498 2.693603 -2.381134 0.357780 -3.380772 4.774437 1.706777 3.118350 -0.773846 2.510606 -4.037992 -1.182033 0.093050 -2.299785 -3.620018 1.215942 -1.420988 -1.634245 -2.217863
assert_wb_dma_wb_if 0.295934 -3.086076 -0.394517 2.113561 0.709766 1.346258 -2.590870 2.476352 0.719735 -0.360395 0.474714 -0.559595 -1.693033 0.352828 -0.780238 -1.840061 -0.265374 -0.121339 -0.847948 0.252123
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_sel/assign_120_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma/wire_wb1s_data_o -0.765414 -1.165746 -1.094271 1.543390 -0.206474 2.449044 -4.836260 0.782490 1.866741 1.016288 0.559114 -2.158570 0.418540 -0.180903 -1.363479 2.337683 -0.218118 0.963608 2.409499 -0.423717
wb_dma_de/wire_adr0_cnt_next1 -1.762190 -3.782242 0.709699 0.498478 1.718342 -0.122174 1.771554 2.088008 -1.582361 3.674456 2.712830 2.075812 1.573470 2.724494 0.019955 0.415310 2.352002 1.240546 2.291550 -0.634341
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma/wire_pt0_sel_o -1.338606 -1.779617 -0.873618 1.949832 -0.662843 2.510243 -4.116042 0.652696 1.475946 -0.086745 2.556090 -2.345445 0.580485 2.167399 -2.038895 3.986130 -0.394450 -0.112375 3.571329 -1.217667
wb_dma/wire_pt0_sel_i 0.287539 -2.032732 0.700254 2.233369 0.351420 2.395352 -2.913274 2.206907 0.543650 -0.519689 -0.549158 1.587953 -2.675889 -0.770600 -0.886793 -2.643055 0.592392 0.198468 -1.511642 -0.805238
wb_dma_ch_rf/always_11 -1.600142 -0.986757 3.235225 0.743507 0.388384 0.334822 0.851056 2.002804 1.651159 -0.316572 -1.039946 0.398564 -3.390040 1.160654 -2.727495 0.422743 1.658255 -1.186644 -1.350490 -4.889672
wb_dma_ch_rf/always_10 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_rf/always_17 -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_ch_rf/always_19 0.772318 -1.937965 0.220135 1.006864 0.174761 -0.226672 -1.992483 0.710319 -0.056862 2.582800 -1.195167 -3.019126 0.473180 -1.836126 0.129441 -1.336400 0.549746 0.353704 -1.967687 -1.756079
wb_dma_ch_rf/input_de_csr_we -0.593787 -2.027090 0.187155 -0.215990 -0.449070 2.572592 -3.015502 -0.228374 2.997664 -1.644072 -1.538667 -0.982705 0.016164 0.349906 -0.085276 6.165929 -3.924163 1.874071 2.728186 -2.284975
wb_dma_ch_sel/assign_147_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.084261 -0.471131 2.381041 0.114595 -0.373317 -0.296843 -0.288980 1.494019 1.227186 0.120004 0.581510 -3.233271 -1.197242 -0.053989 -1.378177 -0.131453 1.151194 0.181262 0.142182 -2.533296
wb_dma_wb_if/wire_slv_dout 1.817810 3.584413 0.964446 -3.511413 -3.345623 -0.344765 0.852896 1.065827 1.782278 -2.801560 4.043568 -4.436117 -1.000416 -3.502701 -0.335040 1.406248 1.717729 1.027891 5.346804 2.537875
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.035308 -0.142611 -0.273324 -1.241473 -1.647670 0.583059 -1.172044 -1.476277 0.250366 0.932322 -0.112880 -0.385220 -2.098490 -6.253644 -0.388207 1.528543 1.474035 -0.581858 -1.679291 -2.240510
wb_dma/wire_pointer -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_de/assign_75_mast1_dout/expr_1 -0.765414 -1.165746 -1.094271 1.543390 -0.206474 2.449044 -4.836260 0.782490 1.866741 1.016288 0.559114 -2.158570 0.418540 -0.180903 -1.363479 2.337683 -0.218118 0.963608 2.409499 -0.423717
wb_dma/wire_ch3_csr -0.154436 0.546414 1.138892 -1.074020 -2.887642 0.806050 -0.163860 -1.372047 -3.125833 0.943250 -1.825244 -1.092038 0.933373 -2.840633 1.746590 6.253152 0.092224 0.153382 2.232838 -3.046670
wb_dma_ch_rf/assign_27_ptr_inv -4.307057 -3.148011 -0.942762 1.576570 1.316486 0.534305 0.483329 0.319549 2.752269 -0.485259 -1.945622 0.247487 -1.412500 2.615577 -1.343898 0.406983 -0.680420 0.445713 -1.222608 -0.549562
wb_dma_de/reg_adr1_inc -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_sel/input_ch6_csr -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_de/input_mast0_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_de/assign_68_de_txsz/expr_1 -1.638525 -1.560986 -2.199580 1.757607 -0.740530 0.269845 -2.687460 -1.312796 -0.250397 3.059007 -2.556934 -4.457984 0.740336 -2.330802 0.044350 2.240375 0.573011 -1.674397 -2.728897 -1.814134
wb_dma/wire_ch2_csr -0.154436 0.546414 1.138892 -1.074020 -2.887642 0.806050 -0.163860 -1.372047 -3.125833 0.943250 -1.825244 -1.092038 0.933373 -2.840633 1.746590 6.253152 0.092224 0.153382 2.232838 -3.046670
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_rf/input_ndnr -4.901415 -1.941632 -0.836086 1.219613 -0.423755 1.141755 0.043067 -0.686627 2.163436 -1.555042 -2.419515 -1.031952 -1.509929 1.899767 -1.072063 4.337362 -1.161826 -0.033845 -0.081072 -1.145588
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_de/always_19/stmt_1 0.543342 -4.073624 -1.093002 -0.170862 1.591423 0.094480 2.031274 -0.482265 1.260660 1.074464 7.108768 1.521425 -0.030404 2.097288 -1.880178 2.444913 1.313177 -2.517717 0.399341 -2.276756
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.657935 0.159579 1.102210 -0.749798 -1.744259 0.321434 -1.381868 -0.220559 1.049271 0.587504 -0.794222 -3.311441 -0.151804 -3.615214 -0.096410 -0.041725 0.719412 2.444598 0.526114 -1.231480
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -2.159307 0.911513 -0.655482 -0.991671 -1.499763 -0.646511 -1.323750 1.604841 0.808931 2.560709 -1.879749 1.146579 1.427322 -1.070177 -4.074842 -0.802415 1.718560 2.230648 3.838141 -1.888117
wb_dma_ch_sel/assign_139_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_de/assign_78_mast0_go/expr_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma/assign_6_pt1_sel_i -1.338606 -1.779617 -0.873618 1.949832 -0.662843 2.510243 -4.116042 0.652696 1.475946 -0.086745 2.556090 -2.345445 0.580485 2.167399 -2.038895 3.986130 -0.394450 -0.112375 3.571329 -1.217667
wb_dma/wire_mast1_adr 0.543342 -4.073624 -1.093002 -0.170862 1.591423 0.094480 2.031274 -0.482265 1.260660 1.074464 7.108768 1.521425 -0.030404 2.097288 -1.880178 2.444913 1.313177 -2.517717 0.399341 -2.276756
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/input_dma_busy 0.935327 -1.332718 0.771281 0.198988 2.394664 -0.908546 0.993066 0.361674 2.732493 3.070646 -1.944817 -2.056618 2.221427 -0.181642 0.055435 -4.432970 -0.747464 -0.449422 -3.180094 -2.409735
wb_dma_de/reg_adr1_cnt -2.871882 -1.474000 -2.479357 2.294559 -0.068810 -0.962328 -0.413848 1.286134 -0.246820 1.085303 1.874897 -1.534246 -1.015766 3.299335 -3.620725 -0.138961 3.111498 -2.417331 0.010562 0.080792
wb_dma_ch_sel/always_42/case_1/stmt_4 -1.818959 -3.742083 -1.866570 -0.186982 -0.040449 1.973695 -0.738620 -1.550043 1.949794 -0.601295 -0.267261 0.671814 0.175633 -1.147972 1.386305 2.630487 -2.128131 2.540538 0.971916 0.771753
wb_dma_ch_sel/always_42/case_1/stmt_2 -2.192549 -1.966535 -0.855480 1.541664 -0.957577 3.212323 -2.553389 -0.967276 1.667590 -0.885293 -1.209283 1.430044 -2.439436 -2.464979 -0.427440 0.436942 0.480760 1.692120 -1.012404 -0.289677
wb_dma_ch_sel/always_42/case_1/stmt_3 -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.229229 -0.902773 4.539223 -0.154927 -0.363008 0.759547 -2.040386 0.492991 -1.874748 0.933203 -2.197453 -2.820837 2.046288 0.248201 1.518426 5.585767 -3.433498 -0.226141 2.801403 -6.349725
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.217506 -3.321718 0.409144 0.001575 1.033280 0.111960 -1.143084 2.366279 0.360276 0.331623 1.825881 -1.531425 0.171451 -0.310170 2.472543 -3.807012 0.379185 3.442634 1.306636 3.351724
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -0.796382 -1.653010 -1.131088 -0.718737 -2.116344 -1.772610 0.971878 -1.192520 0.158172 0.040908 2.081429 -4.423440 3.159666 1.133068 -2.141742 -0.385628 -1.077031 -0.545878 1.280648 -1.999945
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -2.372540 0.160206 -0.759570 -0.668080 -2.188649 0.055706 -1.093121 1.885633 0.544676 1.553396 -1.335986 1.046700 1.618911 -0.994766 -3.766004 -1.588554 1.046921 0.592381 4.524408 -2.550426
wb_dma_ch_sel/always_3/stmt_1/expr_1 -4.901415 -1.941632 -0.836086 1.219613 -0.423755 1.141755 0.043067 -0.686627 2.163436 -1.555042 -2.419515 -1.031952 -1.509929 1.899767 -1.072063 4.337362 -1.161826 -0.033845 -0.081072 -1.145588
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.768250 -1.840645 3.314166 1.160998 0.842810 0.370534 -0.542590 2.817761 0.723979 -0.179645 0.259494 -2.020212 -0.828180 3.396920 -1.472857 2.690465 -0.798881 -2.009099 1.158768 -4.822935
wb_dma/wire_txsz -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_de/always_14/stmt_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_wb_slv/reg_rf_ack 0.838842 0.403714 2.198304 -1.406091 -2.056594 -1.775592 2.019072 1.281126 0.902814 -0.655095 2.862650 -5.557721 -1.508031 -1.077088 -1.506116 0.478229 2.813228 0.430467 0.907789 -1.109685
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -2.143681 0.568995 0.183623 -0.760896 -1.998901 -0.654448 2.384952 -2.670594 -1.371093 1.209528 -1.040665 -0.404443 -1.012193 -2.788480 -0.412859 2.680390 2.793889 -0.935263 -1.745158 -2.819255
wb_dma/wire_de_csr_we -0.593787 -2.027090 0.187155 -0.215990 -0.449070 2.572592 -3.015502 -0.228374 2.997664 -1.644072 -1.538667 -0.982705 0.016164 0.349906 -0.085276 6.165929 -3.924163 1.874071 2.728186 -2.284975
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_wb_slv/assign_1_rf_sel/expr_1 2.434471 0.198498 2.693603 -2.381134 0.357780 -3.380772 4.774437 1.706777 3.118350 -0.773846 2.510606 -4.037992 -1.182033 0.093050 -2.299785 -3.620018 1.215942 -1.420988 -1.634245 -2.217863
wb_dma/wire_ch1_txsz -0.795988 -1.146770 -0.490770 1.417819 -1.156229 3.928106 -3.850801 -0.343787 1.194501 0.012648 1.536274 1.460664 -1.430426 -2.916762 -0.615826 -0.457948 1.761604 2.323118 1.516289 0.389645
wb_dma_rf/inst_u9 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u8 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u7 -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_rf/inst_u6 -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_rf/inst_u5 -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_rf/inst_u4 -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_rf/inst_u3 -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_rf/inst_u1 -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_rf/inst_u0 0.349950 3.326299 0.693903 -2.516527 -0.634245 -2.335721 2.198881 -1.580239 -1.356760 0.978134 -0.297317 -0.119146 0.782782 -1.552152 -0.783508 1.252531 0.559627 -2.854186 0.855913 -2.607114
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -3.036447 2.602539 2.409140 1.073517 1.040718 0.237859 -2.204755 1.382623 -0.113929 1.955155 -3.404392 1.540348 -0.208245 2.930361 -3.827155 2.847441 0.504910 -1.917685 1.617358 -5.642636
wb_dma_inc30r/assign_2_out -2.272470 -2.203987 -0.742238 3.088423 1.991606 -1.105903 -2.918223 1.780797 -1.777588 3.915483 -0.010737 -1.082139 0.329878 3.808279 -2.999211 -0.827911 2.096127 -2.001962 0.422562 -2.920385
wb_dma/wire_mast1_din -0.765414 -1.165746 -1.094271 1.543390 -0.206474 2.449044 -4.836260 0.782490 1.866741 1.016288 0.559114 -2.158570 0.418540 -0.180903 -1.363479 2.337683 -0.218118 0.963608 2.409499 -0.423717
wb_dma_ch_sel/assign_2_pri0 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_rf/input_de_adr0_we 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_wb_mast/always_1/if_1/stmt_1 1.758507 -1.609409 -0.297148 -1.362904 -0.791892 2.082943 -1.049358 -1.750743 3.312032 -2.970787 2.554739 -0.221577 0.383676 -0.662917 0.331696 4.171785 -3.443267 3.744919 2.437294 0.749445
wb_dma_ch_sel/always_48/case_1/cond -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_rf/input_wb_rf_we -3.349068 5.202653 1.551000 -0.086809 -0.991880 0.435579 3.338573 -2.609378 1.011404 -1.865562 -2.614834 0.403775 0.841753 3.234885 -0.279529 1.988844 0.676747 -0.212413 0.101053 -0.777765
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma/assign_7_pt0_sel_i 0.287539 -2.032732 0.700254 2.233369 0.351420 2.395352 -2.913274 2.206907 0.543650 -0.519689 -0.549158 1.587953 -2.675889 -0.770600 -0.886793 -2.643055 0.592392 0.198468 -1.511642 -0.805238
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -4.307057 -3.148011 -0.942762 1.576570 1.316486 0.534305 0.483329 0.319549 2.752269 -0.485259 -1.945622 0.247487 -1.412500 2.615577 -1.343898 0.406983 -0.680420 0.445713 -1.222608 -0.549562
assert_wb_dma_ch_arb/input_state -1.207307 -1.497764 3.318364 0.156540 0.084058 -1.020501 0.923921 2.300965 1.462831 0.532363 -0.235609 -3.631984 -1.899140 1.313120 -2.110602 1.704918 1.330546 -0.593696 -0.258820 -4.581645
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_de/always_8/stmt_1/expr_1 -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma/wire_ch0_csr 1.137383 0.387098 0.288652 -0.076431 -3.193965 3.383473 -0.649571 -2.582270 -0.663641 1.423999 -0.046594 1.332476 2.288747 -2.677727 -1.263745 3.444860 -0.072286 -2.818704 0.445013 -6.383238
wb_dma_de/assign_69_de_adr0/expr_1 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_wb_slv/wire_pt_sel 1.587935 -0.849764 1.200920 3.674886 0.303479 5.732773 -4.405488 2.641078 2.952578 -2.000678 2.103908 -0.246948 -1.207841 0.630331 -1.712831 -0.378289 -1.058900 -4.471346 1.857655 -3.254653
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 3.617845 -2.258516 0.496868 -3.806727 -0.201722 -2.060061 1.269839 0.141436 0.285349 -0.528679 0.810726 2.560570 -2.796176 -4.262067 -0.319987 2.002942 -1.017811 0.809352 -1.088081 -2.250580
wb_dma_ch_sel/wire_de_start -0.625155 0.463690 -0.975399 -1.064769 -1.598648 -0.967305 0.928440 -1.905961 -0.886551 1.546735 -0.143131 -0.063509 -1.853830 -4.332600 -1.428280 1.746935 2.811716 -2.373359 -2.293873 -2.573477
wb_dma_wb_mast/assign_3_mast_drdy -1.418082 -1.126512 0.916561 -1.098343 -0.553248 1.240830 0.758168 4.525385 -0.471311 -0.474641 -2.756109 1.552773 -4.295297 -2.891243 2.716364 6.539475 1.292326 0.402721 1.347232 2.233692
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_de/always_5/stmt_1 -2.191700 -2.171553 0.834102 -0.337973 -0.906779 -0.273179 0.654782 -0.896800 2.119817 0.423830 -2.768508 -3.091408 -1.466242 -2.220060 -0.603580 2.118535 -0.002592 0.811813 -2.036164 -3.538723
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_de/input_mast1_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_de/reg_mast0_adr -0.752861 -2.833064 -3.317267 0.299492 -1.001277 -1.671002 0.414594 2.997025 0.233905 0.106800 0.875915 -4.425533 -1.196832 0.594056 -0.074392 2.472138 1.458393 0.236048 0.514456 4.368357
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -1.839683 -2.627454 -0.409017 -0.056940 -2.301542 2.331388 0.101803 -1.324181 0.805878 -2.418984 2.765500 -2.036383 -1.099486 -1.756512 1.319239 4.751755 -0.207197 2.085793 1.884895 1.403427
wb_dma_ch_rf/assign_15_ch_am0_we 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_rf/inst_u2 -3.855684 0.513951 0.584859 -0.842703 -0.604068 0.505051 2.040768 -0.488154 -1.221747 -1.092966 -3.182387 1.667977 0.601605 1.359600 2.130355 4.505060 -1.570882 -0.778566 1.769134 -0.609108
wb_dma_ch_rf/wire_ch_adr1_dewe -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_rf/always_17/if_1 -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_de/assign_71_de_csr -1.818959 -3.742083 -1.866570 -0.186982 -0.040449 1.973695 -0.738620 -1.550043 1.949794 -0.601295 -0.267261 0.671814 0.175633 -1.147972 1.386305 2.630487 -2.128131 2.540538 0.971916 0.771753
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/always_42/case_1 1.856880 -0.386616 3.609352 -1.082501 -1.003597 1.748643 -2.291898 0.403310 -0.477514 -0.353575 -2.009021 0.088698 1.077725 -0.925070 0.594686 4.165945 -3.497258 0.175491 3.281492 -6.220327
wb_dma_ch_sel/always_1/stmt_1/expr_1 -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_ch_sel/always_6/stmt_1 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_ch_rf/reg_ch_chk_sz_r -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_ch_sel/always_3/stmt_1 -4.901415 -1.941632 -0.836086 1.219613 -0.423755 1.141755 0.043067 -0.686627 2.163436 -1.555042 -2.419515 -1.031952 -1.509929 1.899767 -1.072063 4.337362 -1.161826 -0.033845 -0.081072 -1.145588
wb_dma/wire_pointer2_s -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 1.206238 -3.355837 0.393089 0.255020 2.659610 -0.719163 -0.367227 2.543608 1.741725 1.340268 1.795532 0.109017 -0.608594 0.549589 -1.033998 -3.126432 -0.268478 -0.218468 -0.459744 -0.703587
wb_dma_ch_rf/input_de_txsz -1.189924 -2.290982 -0.654614 1.625713 -0.292129 0.422044 -2.356884 0.108686 0.711632 1.348125 -2.690959 -3.648669 -0.059611 -0.363379 -0.606506 3.084141 -1.050026 -1.556278 -2.086925 -3.120660
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_wb_if/input_pt_sel_i 0.259346 -2.145285 0.001115 2.532925 -0.695877 3.814928 -4.406576 3.369350 -0.170108 -1.310689 2.636136 1.712252 -2.895507 0.883082 -2.649960 2.633470 0.692028 -2.325914 1.780114 -1.769946
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -2.814828 -2.564493 -1.971353 -0.084423 -1.044129 1.183593 -0.738807 3.539453 0.531541 -0.725288 -2.433941 -1.213371 -2.609511 -1.597100 2.150387 5.832015 0.198564 1.655500 2.330698 4.298967
wb_dma/wire_mast0_go 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/always_1/stmt_1 1.656636 -2.896564 0.505544 -1.572413 -0.534248 -1.822116 2.162460 -1.029041 -0.949884 2.669222 1.320321 -3.759047 1.733924 -3.514247 2.360578 -0.320810 0.814632 1.968331 -1.354239 -0.676334
wb_dma_ch_rf/always_10/if_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/assign_165_req_p1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -2.518844 -3.873250 -1.899674 2.254261 -0.200083 2.037452 -2.820822 -0.181144 1.444857 0.165378 -1.597710 -1.709601 -0.763101 -0.107327 -0.034547 2.551962 -1.057827 0.576224 -1.180424 -0.422056
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_sel/always_2/stmt_1 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_sel/assign_115_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -1.254424 0.911395 1.801871 -0.109181 3.834080 0.675574 -2.623295 -0.620031 1.095003 3.857614 -3.224949 3.757814 0.467602 -0.196702 -0.482799 2.946874 -0.848674 1.946167 -0.382071 -3.353422
wb_dma/wire_de_txsz -1.638525 -1.560986 -2.199580 1.757607 -0.740530 0.269845 -2.687460 -1.312796 -0.250397 3.059007 -2.556934 -4.457984 0.740336 -2.330802 0.044350 2.240375 0.573011 -1.674397 -2.728897 -1.814134
assert_wb_dma_ch_sel/input_ch0_csr -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -3.641221 -1.873227 -3.932597 0.439142 -1.578052 1.538439 -1.372732 0.853221 0.146158 0.883117 -0.948902 -1.410874 -1.767421 -3.396976 1.362369 4.030974 2.214683 1.083321 1.659036 4.582000
wb_dma_ch_sel/assign_149_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_de/wire_adr0_cnt_next -1.762190 -3.782242 0.709699 0.498478 1.718342 -0.122174 1.771554 2.088008 -1.582361 3.674456 2.712830 2.075812 1.573470 2.724494 0.019955 0.415310 2.352002 1.240546 2.291550 -0.634341
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -0.704118 2.531030 -0.245252 -2.110787 -0.712498 -1.284200 0.096383 -1.833581 -0.198504 0.049460 -1.129870 1.536534 -1.914378 -1.682350 -2.740517 6.954312 -0.052452 -3.374945 -0.238612 -4.367301
wb_dma_ch_rf/always_23/if_1/block_1 -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_rf/wire_ch0_txsz -2.587340 2.147802 0.026452 1.789686 -2.615413 1.910312 -2.977150 -3.171782 0.992442 0.153972 -3.448258 -5.700088 0.403305 -2.620993 0.686629 1.045926 0.728985 1.881110 -1.714795 -0.390177
wb_dma_ch_sel/assign_134_req_p0/expr_1 -2.481051 0.751797 1.552697 -0.600291 -1.420031 -2.133773 4.357250 -0.047976 0.877823 -3.167836 -2.728603 -3.546641 -1.408735 2.136701 -0.241917 1.877673 -1.084763 -1.669052 -1.598871 -1.309409
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -0.305917 -1.893126 -2.084104 -2.803342 -1.214705 -0.452373 2.863958 -3.380138 1.389539 0.445121 2.230418 -0.232426 0.689089 -3.723735 1.464006 0.491478 1.040745 4.158693 1.108440 2.228434
wb_dma_de/always_6/if_1/if_1 -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_ch_sel/assign_128_req_p0 -0.984683 -0.557466 2.128961 1.351666 -1.537033 -0.356539 -0.462684 2.455924 0.174984 -1.379496 -2.359120 -3.784876 -2.151311 1.940597 -2.149576 2.983180 -0.101461 -2.832973 -0.751343 -4.591156
wb_dma_de/assign_77_read_hold/expr_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_de/wire_de_adr0 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_de/wire_de_adr1 -2.397385 -1.828531 -0.998250 1.598227 1.324809 0.287403 -0.724891 1.272524 2.027462 0.051935 -0.345437 -0.102389 -0.861311 2.503901 -1.793387 -1.167976 0.115964 0.073806 -0.200233 0.398506
wb_dma_wb_mast/always_4 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_wb_mast/always_1 1.758507 -1.609409 -0.297148 -1.362904 -0.791892 2.082943 -1.049358 -1.750743 3.312032 -2.970787 2.554739 -0.221577 0.383676 -0.662917 0.331696 4.171785 -3.443267 3.744919 2.437294 0.749445
wb_dma_rf/wire_ch3_csr -0.154436 0.546414 1.138892 -1.074020 -2.887642 0.806050 -0.163860 -1.372047 -3.125833 0.943250 -1.825244 -1.092038 0.933373 -2.840633 1.746590 6.253152 0.092224 0.153382 2.232838 -3.046670
wb_dma_ch_rf/reg_ptr_valid -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_de/input_mast0_drdy 0.337591 -1.473169 0.298850 -1.145609 0.155547 1.418155 1.075996 3.868145 0.543846 1.078603 -2.451993 0.692020 -1.938256 -4.797081 3.483123 3.860682 0.591160 0.045909 -0.386495 2.228302
wb_dma_rf/assign_6_csr_we/expr_1 1.954888 1.164856 2.865030 -2.696606 -0.938366 0.068920 1.966876 -2.476547 2.293564 -1.639353 -1.705323 0.774920 -0.275525 -2.582993 0.954640 -0.727184 -1.299829 3.683580 -0.892460 -2.517803
wb_dma_ch_sel/assign_154_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.502223 -0.770106 -0.673111 1.251633 -1.958205 1.578249 -3.515896 -0.431983 2.186977 -0.508024 -1.425717 -5.184345 -0.607933 -2.348482 -0.989310 1.637472 -0.633804 0.025647 -0.718983 -1.540992
wb_dma/wire_ch5_csr -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_ch_pri_enc/wire_pri10_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/assign_20_ch_done_we -1.832181 -0.626790 1.286205 -0.820321 -1.402758 0.937374 1.076049 -1.667476 1.425685 -0.842019 -1.917863 -0.036187 -1.977046 -2.442367 -0.591738 3.670348 -0.097011 -0.100345 -1.043480 -3.864614
wb_dma_wb_mast/input_wb_ack_i -0.057397 -0.258926 -1.593881 -1.796265 -1.566532 2.596515 -0.819596 -0.749097 2.297250 -2.146055 -0.145709 1.934640 -2.005146 -3.180328 0.961591 7.089065 -1.064557 2.784045 2.524143 2.266689
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_rf/input_dma_rest 0.110793 -4.277434 -1.857601 -0.849701 1.804094 1.004429 -0.579591 -0.011870 2.421548 1.341519 1.838664 1.785488 1.076158 -0.457153 0.493117 -0.451255 -1.346471 2.396731 2.066512 0.668774
wb_dma_ch_sel/always_5/stmt_1 -0.500467 -0.670457 -0.548966 -0.987435 -0.225273 -0.152554 -0.184904 -1.481175 -1.074093 3.169760 0.449248 1.486019 -1.273089 -5.012429 -0.588008 1.304296 2.699209 -1.641823 -1.524579 -2.792790
wb_dma_ch_sel/always_40/case_1 -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -2.397385 -1.828531 -0.998250 1.598227 1.324809 0.287403 -0.724891 1.272524 2.027462 0.051935 -0.345437 -0.102389 -0.861311 2.503901 -1.793387 -1.167976 0.115964 0.073806 -0.200233 0.398506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma/wire_de_csr -1.818959 -3.742083 -1.866570 -0.186982 -0.040449 1.973695 -0.738620 -1.550043 1.949794 -0.601295 -0.267261 0.671814 0.175633 -1.147972 1.386305 2.630487 -2.128131 2.540538 0.971916 0.771753
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -0.704118 2.531030 -0.245252 -2.110787 -0.712498 -1.284200 0.096383 -1.833581 -0.198504 0.049460 -1.129870 1.536534 -1.914378 -1.682350 -2.740517 6.954312 -0.052452 -3.374945 -0.238612 -4.367301
wb_dma_ch_sel/always_37/if_1/if_1 -2.777351 0.927940 1.544674 -2.457971 2.234051 0.496111 4.590609 -3.585043 2.321436 0.884269 -1.136018 3.842771 2.393391 -0.746886 1.199537 0.098078 -2.211925 -1.618293 0.699005 -3.548757
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_ch_rf/always_10/if_1/if_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/input_ch3_adr0 -0.567408 -3.813115 1.592791 -0.456124 2.911140 -0.577673 2.791554 1.463651 1.464409 0.351716 2.449630 1.931992 0.156016 2.978264 0.648118 -1.286449 -0.635206 1.854208 0.428940 0.040631
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_de/wire_de_txsz -1.638525 -1.560986 -2.199580 1.757607 -0.740530 0.269845 -2.687460 -1.312796 -0.250397 3.059007 -2.556934 -4.457984 0.740336 -2.330802 0.044350 2.240375 0.573011 -1.674397 -2.728897 -1.814134
wb_dma_rf/input_de_adr1 -2.397385 -1.828531 -0.998250 1.598227 1.324809 0.287403 -0.724891 1.272524 2.027462 0.051935 -0.345437 -0.102389 -0.861311 2.503901 -1.793387 -1.167976 0.115964 0.073806 -0.200233 0.398506
wb_dma_rf/input_de_adr0 1.690724 -2.301945 2.881731 -2.204389 3.086969 -2.324387 3.537516 1.095132 -0.425515 3.001161 0.456969 0.202902 1.052366 -0.694335 3.135917 0.211473 -0.330616 2.573340 -1.145788 -0.325585
wb_dma_de/always_2/if_1 -0.772527 -2.202226 2.077354 -1.905401 2.102391 -2.043003 3.814642 0.095266 -1.455279 3.389578 3.078828 1.287464 1.791587 0.847797 1.169679 -0.070943 1.825213 2.188025 1.980584 -0.926963
wb_dma_ch_sel/assign_102_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -2.173931 2.118201 0.708381 -0.733023 0.448983 1.144535 2.426034 -0.840936 1.964863 -2.233698 1.818111 1.993790 0.061540 2.448260 -1.254320 3.885094 -0.848185 -2.301115 5.104407 -1.217434
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_wb_mast/assign_4_mast_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -1.839683 -2.627454 -0.409017 -0.056940 -2.301542 2.331388 0.101803 -1.324181 0.805878 -2.418984 2.765500 -2.036383 -1.099486 -1.756512 1.319239 4.751755 -0.207197 2.085793 1.884895 1.403427
wb_dma_ch_rf/always_2/if_1 -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma/input_wb1_err_i -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/assign_133_req_p0/expr_1 -2.481051 0.751797 1.552697 -0.600291 -1.420031 -2.133773 4.357250 -0.047976 0.877823 -3.167836 -2.728603 -3.546641 -1.408735 2.136701 -0.241917 1.877673 -1.084763 -1.669052 -1.598871 -1.309409
wb_dma_ch_sel/assign_136_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_ch_sel/assign_121_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_ch_sel/assign_4_pri1 -1.584278 -2.728968 0.868912 1.435995 0.966727 1.480338 -0.854486 0.608646 1.938785 0.554371 -1.822960 1.647743 -2.400718 -0.684576 -1.151969 -1.568302 0.665056 0.590430 -2.607079 -2.645633
wb_dma_de/always_2/if_1/cond -1.091949 -3.193310 -0.879294 -1.011636 0.335192 -1.709531 3.136004 -1.368453 -0.930848 3.032273 4.545869 0.427638 0.075290 -0.521805 -0.949671 0.595333 3.864924 0.598642 0.143359 -1.083147
wb_dma_ch_rf/reg_ch_csr_r -0.999661 -0.471366 -2.134848 -2.280765 1.495067 -0.301456 1.994908 0.058907 1.674162 -0.059062 2.821425 4.379848 -0.891471 0.106598 -2.126118 3.110951 -0.335400 -2.633638 2.787897 0.009998
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_wb_if/wire_slv_we -3.025604 4.418356 1.168701 -0.423932 -0.412639 1.629655 3.871342 -2.370423 2.293226 -1.807140 -0.254212 2.208947 1.253420 3.859645 -0.129465 1.510229 1.198028 1.308054 2.446748 0.575520
wb_dma_de/assign_70_de_adr1 -2.397385 -1.828531 -0.998250 1.598227 1.324809 0.287403 -0.724891 1.272524 2.027462 0.051935 -0.345437 -0.102389 -0.861311 2.503901 -1.793387 -1.167976 0.115964 0.073806 -0.200233 0.398506
wb_dma_ch_sel/always_38/case_1/stmt_4 -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_sel/reg_ch_sel_r -2.777351 0.927940 1.544674 -2.457971 2.234051 0.496111 4.590609 -3.585043 2.321436 0.884269 -1.136018 3.842771 2.393391 -0.746886 1.199537 0.098078 -2.211925 -1.618293 0.699005 -3.548757
wb_dma_ch_sel/always_38/case_1/stmt_1 -1.100601 -1.008490 -3.141546 -1.014013 -1.137810 -2.146173 1.047350 -4.052284 -0.213880 1.799736 1.978252 -2.725945 0.208690 -3.091355 -1.405248 1.526893 1.617365 -2.080532 -2.517726 -1.304020
wb_dma_ch_sel/always_38/case_1/stmt_3 -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_sel/always_38/case_1/stmt_2 -2.192549 -1.966535 -0.855480 1.541664 -0.957577 3.212323 -2.553389 -0.967276 1.667590 -0.885293 -1.209283 1.430044 -2.439436 -2.464979 -0.427440 0.436942 0.480760 1.692120 -1.012404 -0.289677
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_pri_enc/wire_pri30_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/reg_ch_sel_d -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_ch_rf/assign_14_ch_adr0_we 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_rf/wire_ch1_csr -0.154436 0.546414 1.138892 -1.074020 -2.887642 0.806050 -0.163860 -1.372047 -3.125833 0.943250 -1.825244 -1.092038 0.933373 -2.840633 1.746590 6.253152 0.092224 0.153382 2.232838 -3.046670
wb_dma_inc30r/always_1/stmt_1/expr_1 -6.003546 -0.976337 -1.721881 0.214965 0.310339 -0.888277 -0.599833 0.322535 -0.606582 3.112663 1.485044 -0.758410 1.188707 0.908991 -2.371702 -1.775742 3.256827 1.864193 5.787153 1.340905
wb_dma_rf/wire_pause_req 3.002944 0.112916 1.202303 -3.028887 0.848124 -0.595236 2.357106 -1.424357 3.418096 -0.592790 -0.399371 2.471876 -1.049106 -3.484132 -0.520807 -2.138357 -1.392166 0.126735 -2.331256 -2.852678
wb_dma_ch_sel/assign_95_valid -1.620973 2.646569 1.754662 -2.090475 -2.054835 -1.889554 3.461419 -0.396156 -2.496117 2.621044 -2.484590 -2.493980 -0.295844 -3.116704 0.669789 4.935916 3.572952 -1.219635 0.601535 -2.744624
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -4.307057 -3.148011 -0.942762 1.576570 1.316486 0.534305 0.483329 0.319549 2.752269 -0.485259 -1.945622 0.247487 -1.412500 2.615577 -1.343898 0.406983 -0.680420 0.445713 -1.222608 -0.549562
wb_dma_ch_rf/reg_ch_stop -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/assign_146_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_de/input_dma_abort -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/input_adr1 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_de/input_adr0 -0.701676 -1.181171 2.111785 -2.242294 1.382794 -1.889116 3.747368 -0.198408 0.272830 -1.123543 4.055826 -0.070538 -0.276252 0.875284 1.538174 -1.236519 0.202478 2.691118 2.458253 1.962011
wb_dma_ch_arb/reg_next_state -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_wb_mast/input_wb_err_i -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_wb_if/wire_wbs_data_o -0.765414 -1.165746 -1.094271 1.543390 -0.206474 2.449044 -4.836260 0.782490 1.866741 1.016288 0.559114 -2.158570 0.418540 -0.180903 -1.363479 2.337683 -0.218118 0.963608 2.409499 -0.423717
wb_dma_de/assign_73_dma_busy -0.279600 -1.260507 -0.234115 -0.513202 2.370515 -0.085283 1.976727 -2.054280 4.514269 1.951518 -2.531727 -1.621409 2.111303 -2.131428 1.252091 -4.405573 -1.853814 0.185410 -3.935554 -1.179530
wb_dma_de/always_22/if_1 0.188115 3.007777 -1.276316 -2.296425 -0.080789 -0.714168 0.788973 -2.092215 2.065083 0.999300 -2.685083 1.549648 -0.420304 -2.737335 -2.497230 4.055566 -0.686343 -4.157489 -1.405047 -4.218226
wb_dma_rf/wire_ch2_csr -0.154436 0.546414 1.138892 -1.074020 -2.887642 0.806050 -0.163860 -1.372047 -3.125833 0.943250 -1.825244 -1.092038 0.933373 -2.840633 1.746590 6.253152 0.092224 0.153382 2.232838 -3.046670
wb_dma_de/input_de_start -0.625155 0.463690 -0.975399 -1.064769 -1.598648 -0.967305 0.928440 -1.905961 -0.886551 1.546735 -0.143131 -0.063509 -1.853830 -4.332600 -1.428280 1.746935 2.811716 -2.373359 -2.293873 -2.573477
wb_dma_pri_enc_sub/always_3/if_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.128974 -0.643038 1.397522 0.524043 -0.491484 -0.485788 -1.458759 1.007177 0.217549 1.651596 -0.358184 -4.079085 0.007025 -1.506227 -0.634810 -0.910071 0.977450 -0.180643 -1.131896 -2.517532
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_sel/assign_132_req_p0/expr_1 -2.481051 0.751797 1.552697 -0.600291 -1.420031 -2.133773 4.357250 -0.047976 0.877823 -3.167836 -2.728603 -3.546641 -1.408735 2.136701 -0.241917 1.877673 -1.084763 -1.669052 -1.598871 -1.309409
wb_dma_ch_rf/always_25/if_1/if_1 -1.839149 -1.767668 -0.498346 2.038341 0.409803 -0.510378 -0.052785 -1.080572 -2.189598 3.028888 2.152547 0.144925 0.211836 1.352908 -1.112848 -2.284784 4.126210 1.146335 -1.054210 -0.487017
wb_dma_ch_sel/assign_98_valid/expr_1 -2.576576 1.380712 0.617368 -2.211388 -0.760169 -3.807409 5.925473 -0.378859 -1.535858 0.356904 0.168954 -2.185923 0.084149 1.383494 -0.211470 3.108858 1.872248 -1.923531 0.593004 -0.504743
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -1.047402 0.682948 -1.274967 -1.871118 1.111196 -1.489405 2.403028 -0.337667 0.662237 0.204986 0.546030 2.445022 -0.934884 0.116425 -2.333552 4.333181 -0.671116 -4.593504 0.493474 -2.134346
wb_dma_ch_sel/reg_pointer -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_wb_if/input_wb_err_i -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/input_de_csr -1.818959 -3.742083 -1.866570 -0.186982 -0.040449 1.973695 -0.738620 -1.550043 1.949794 -0.601295 -0.267261 0.671814 0.175633 -1.147972 1.386305 2.630487 -2.128131 2.540538 0.971916 0.771753
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/input_de_adr0_we 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_ch_sel/assign_161_req_p1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -0.999661 -0.471366 -2.134848 -2.280765 1.495067 -0.301456 1.994908 0.058907 1.674162 -0.059062 2.821425 4.379848 -0.891471 0.106598 -2.126118 3.110951 -0.335400 -2.633638 2.787897 0.009998
wb_dma_ch_sel/assign_129_req_p0 -0.984683 -0.557466 2.128961 1.351666 -1.537033 -0.356539 -0.462684 2.455924 0.174984 -1.379496 -2.359120 -3.784876 -2.151311 1.940597 -2.149576 2.983180 -0.101461 -2.832973 -0.751343 -4.591156
wb_dma_de/wire_de_ack -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_ch_arb -3.376808 0.588687 1.382897 -1.072346 -0.748048 -0.618124 4.598335 -1.611099 0.927135 -3.504956 -1.993403 1.843659 -1.286096 2.909836 -0.875825 3.759576 -1.859498 -1.759839 -0.244727 -2.822156
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_pri_enc_sub/always_3/if_1/cond 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -4.307057 -3.148011 -0.942762 1.576570 1.316486 0.534305 0.483329 0.319549 2.752269 -0.485259 -1.945622 0.247487 -1.412500 2.615577 -1.343898 0.406983 -0.680420 0.445713 -1.222608 -0.549562
wb_dma/wire_de_txsz_we -0.502223 -0.770106 -0.673111 1.251633 -1.958205 1.578249 -3.515896 -0.431983 2.186977 -0.508024 -1.425717 -5.184345 -0.607933 -2.348482 -0.989310 1.637472 -0.633804 0.025647 -0.718983 -1.540992
wb_dma_ch_pri_enc/wire_pri16_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_rf/always_11/if_1/if_1/cond -1.600142 -0.986757 3.235225 0.743507 0.388384 0.334822 0.851056 2.002804 1.651159 -0.316572 -1.039946 0.398564 -3.390040 1.160654 -2.727495 0.422743 1.658255 -1.186644 -1.350490 -4.889672
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_pri_enc/wire_pri7_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/always_6/stmt_1/expr_1 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_wb_if/wire_mast_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond -4.362003 -0.649594 -2.809881 1.542593 -0.660949 0.753214 -1.518963 -2.303496 1.317014 0.837430 -3.654848 -2.903670 0.117620 -1.234008 -0.100667 2.177309 -0.480847 -0.806835 -1.965131 -0.000172
wb_dma_wb_if/input_wb_cyc_i 1.682834 -1.236586 0.306947 2.180205 -1.866416 3.776487 -0.471198 0.422820 1.397788 -4.312750 5.325979 -3.833114 -0.635946 1.059201 -0.491470 2.337213 -1.173758 -4.464961 1.636100 -1.304712
wb_dma_ch_sel/assign_97_valid -0.272473 1.445745 1.360814 -2.957263 -1.903555 -3.632500 3.858810 0.430684 -2.265903 2.761658 -0.756562 -4.179868 0.191693 -2.133198 0.104168 4.898433 3.277677 -0.416455 1.514563 -2.280102
wb_dma/wire_mast0_drdy 0.337591 -1.473169 0.298850 -1.145609 0.155547 1.418155 1.075996 3.868145 0.543846 1.078603 -2.451993 0.692020 -1.938256 -4.797081 3.483123 3.860682 0.591160 0.045909 -0.386495 2.228302
wb_dma_ch_pri_enc/wire_pri8_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_wb_if/wire_pt_sel_o 0.259346 -2.145285 0.001115 2.532925 -0.695877 3.814928 -4.406576 3.369350 -0.170108 -1.310689 2.636136 1.712252 -2.895507 0.883082 -2.649960 2.633470 0.692028 -2.325914 1.780114 -1.769946
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_pri_enc/wire_pri22_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_ch_sel/assign_143_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_sel/assign_135_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_sel/wire_gnt_p0_d -4.460199 -1.079654 -0.567836 -0.099341 -0.062183 -0.267648 3.228394 -2.264959 1.403099 -2.914018 0.381916 0.695909 0.216784 4.903645 -1.328411 4.302119 -2.213930 -0.896658 1.350978 -1.258512
wb_dma_de/assign_20_adr0_cnt_next 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.295934 -3.086076 -0.394517 2.113561 0.709766 1.346258 -2.590870 2.476352 0.719735 -0.360395 0.474714 -0.559595 -1.693033 0.352828 -0.780238 -1.840061 -0.265374 -0.121339 -0.847948 0.252123
wb_dma_ch_sel/assign_153_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_de/assign_82_rd_ack/expr_1 -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -1.832181 -0.626790 1.286205 -0.820321 -1.402758 0.937374 1.076049 -1.667476 1.425685 -0.842019 -1.917863 -0.036187 -1.977046 -2.442367 -0.591738 3.670348 -0.097011 -0.100345 -1.043480 -3.864614
wb_dma_de/reg_de_csr_we -0.593787 -2.027090 0.187155 -0.215990 -0.449070 2.572592 -3.015502 -0.228374 2.997664 -1.644072 -1.538667 -0.982705 0.016164 0.349906 -0.085276 6.165929 -3.924163 1.874071 2.728186 -2.284975
wb_dma_ch_sel/always_9/stmt_1/expr_1 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_pri_enc/wire_pri23_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/assign_103_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 1.656636 -2.896564 0.505544 -1.572413 -0.534248 -1.822116 2.162460 -1.029041 -0.949884 2.669222 1.320321 -3.759047 1.733924 -3.514247 2.360578 -0.320810 0.814632 1.968331 -1.354239 -0.676334
wb_dma_rf/wire_ch1_txsz -0.795988 -1.146770 -0.490770 1.417819 -1.156229 3.928106 -3.850801 -0.343787 1.194501 0.012648 1.536274 1.460664 -1.430426 -2.916762 -0.615826 -0.457948 1.761604 2.323118 1.516289 0.389645
wb_dma_de/always_23/block_1/stmt_13 -2.242385 -2.172766 -2.273808 -0.018492 -1.384244 0.976627 0.479489 -4.043072 -1.069308 3.960756 3.778052 -2.034033 3.097862 -3.734297 0.694670 1.441422 2.975070 1.072629 1.215823 -0.353465
wb_dma_de/always_23/block_1/stmt_14 -1.406738 -0.336254 2.785807 -1.111556 4.622574 -2.481314 0.041684 1.483838 1.445238 4.498100 -5.729949 -0.977990 2.035916 1.174067 0.872177 1.427927 -2.869684 0.751495 -1.120349 -3.845429
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 -3.175925 -0.335162 0.084487 1.294558 -0.146711 1.196692 -0.435703 -0.819548 1.584679 -0.535365 -3.656246 0.733173 -1.808944 -0.085237 -1.393457 1.002152 -0.326800 -1.066808 -2.209476 -2.717061
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -2.191700 -2.171553 0.834102 -0.337973 -0.906779 -0.273179 0.654782 -0.896800 2.119817 0.423830 -2.768508 -3.091408 -1.466242 -2.220060 -0.603580 2.118535 -0.002592 0.811813 -2.036164 -3.538723
wb_dma_ch_rf/input_ch_sel 1.009198 -2.278213 -1.106322 -2.103618 1.218362 2.190767 1.756283 -3.774806 5.707568 0.344647 0.603596 -1.720022 4.470791 -3.101370 2.521150 -1.143261 -4.577287 0.465191 0.506358 -1.424267
wb_dma_ch_sel/always_45/case_1/stmt_2 -2.397385 -1.828531 -0.998250 1.598227 1.324809 0.287403 -0.724891 1.272524 2.027462 0.051935 -0.345437 -0.102389 -0.861311 2.503901 -1.793387 -1.167976 0.115964 0.073806 -0.200233 0.398506
wb_dma_ch_pri_enc/wire_pri4_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/wire_ch_txsz_we -4.362003 -0.649594 -2.809881 1.542593 -0.660949 0.753214 -1.518963 -2.303496 1.317014 0.837430 -3.654848 -2.903670 0.117620 -1.234008 -0.100667 2.177309 -0.480847 -0.806835 -1.965131 -0.000172
wb_dma_de/assign_70_de_adr1/expr_1 -2.397385 -1.828531 -0.998250 1.598227 1.324809 0.287403 -0.724891 1.272524 2.027462 0.051935 -0.345437 -0.102389 -0.861311 2.503901 -1.793387 -1.167976 0.115964 0.073806 -0.200233 0.398506
wb_dma_ch_sel/assign_116_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -2.076593 -1.131642 -1.381055 -1.678391 -1.875650 -0.206345 2.693200 -2.659613 0.162769 0.153110 2.125119 -1.289619 -0.724622 -4.058389 1.553344 0.373608 2.782136 3.046737 0.461927 2.835925
wb_dma_ch_rf/always_22/if_1/if_1/cond 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_wb_mast/wire_wb_addr_o -0.807665 -1.963726 0.055413 1.132043 -0.574441 -1.237389 0.324101 3.062598 -0.055035 -0.646843 2.307087 -3.962296 -0.986611 3.421121 -1.878447 1.204444 1.271966 -1.132720 1.114706 0.156214
wb_dma_ch_rf/reg_ch_csr_r2 -1.600142 -0.986757 3.235225 0.743507 0.388384 0.334822 0.851056 2.002804 1.651159 -0.316572 -1.039946 0.398564 -3.390040 1.160654 -2.727495 0.422743 1.658255 -1.186644 -1.350490 -4.889672
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.839149 -1.767668 -0.498346 2.038341 0.409803 -0.510378 -0.052785 -1.080572 -2.189598 3.028888 2.152547 0.144925 0.211836 1.352908 -1.112848 -2.284784 4.126210 1.146335 -1.054210 -0.487017
wb_dma_ch_sel/assign_11_pri3 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_de -0.089357 2.470802 -0.006322 -2.971883 0.138598 -1.476350 3.190777 -1.922352 1.326399 0.148008 -1.271814 1.681049 0.043605 -1.356837 -1.282939 3.481677 -0.871151 -2.787087 -0.455077 -2.984797
wb_dma_wb_slv/wire_wb_data_o 0.676333 -1.593104 0.828013 1.626126 2.701555 -0.576509 -0.757768 4.218345 2.793449 1.351109 2.806487 -3.045335 0.024716 3.014156 -1.719355 -3.765345 1.248340 -0.647393 1.708188 0.679365
wb_dma_inc30r/always_1/stmt_1 -5.280955 -1.876371 -0.757297 1.975463 0.981405 -0.940807 -1.777676 0.806883 -2.520542 2.904261 1.223628 -1.936797 0.881948 2.217482 -1.735824 -1.958526 2.220737 -0.992889 4.392528 -0.633638
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/assign_127_req_p0 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/assign_94_valid -0.625155 0.463690 -0.975399 -1.064769 -1.598648 -0.967305 0.928440 -1.905961 -0.886551 1.546735 -0.143131 -0.063509 -1.853830 -4.332600 -1.428280 1.746935 2.811716 -2.373359 -2.293873 -2.573477
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_ch_pri_enc/wire_pri12_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/always_20/if_1/block_1 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -3.081652 -1.443475 1.986392 -0.143451 -0.738907 1.285312 1.265765 -0.385687 2.663593 -1.405284 -1.588153 1.029421 -3.630784 -1.082094 -1.798663 1.673431 1.055237 0.982786 -0.933360 -3.634845
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.772318 -1.937965 0.220135 1.006864 0.174761 -0.226672 -1.992483 0.710319 -0.056862 2.582800 -1.195167 -3.019126 0.473180 -1.836126 0.129441 -1.336400 0.549746 0.353704 -1.967687 -1.756079
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_wb_if/input_slv_din 0.676333 -1.593104 0.828013 1.626126 2.701555 -0.576509 -0.757768 4.218345 2.793449 1.351109 2.806487 -3.045335 0.024716 3.014156 -1.719355 -3.765345 1.248340 -0.647393 1.708188 0.679365
wb_dma_ch_sel/assign_94_valid/expr_1 -0.625155 0.463690 -0.975399 -1.064769 -1.598648 -0.967305 0.928440 -1.905961 -0.886551 1.546735 -0.143131 -0.063509 -1.853830 -4.332600 -1.428280 1.746935 2.811716 -2.373359 -2.293873 -2.573477
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.755102 0.783489 1.542436 -0.685547 -2.484406 0.686934 -2.004702 -0.152245 1.772065 0.001653 -0.496391 -4.574395 -0.744302 -4.061002 -0.964963 0.209986 1.075297 2.145364 0.834715 -1.998027
wb_dma_de/always_21 -1.839683 -2.627454 -0.409017 -0.056940 -2.301542 2.331388 0.101803 -1.324181 0.805878 -2.418984 2.765500 -2.036383 -1.099486 -1.756512 1.319239 4.751755 -0.207197 2.085793 1.884895 1.403427
wb_dma_de/always_22 0.188115 3.007777 -1.276316 -2.296425 -0.080789 -0.714168 0.788973 -2.092215 2.065083 0.999300 -2.685083 1.549648 -0.420304 -2.737335 -2.497230 4.055566 -0.686343 -4.157489 -1.405047 -4.218226
wb_dma_de/always_23 0.188115 3.007777 -1.276316 -2.296425 -0.080789 -0.714168 0.788973 -2.092215 2.065083 0.999300 -2.685083 1.549648 -0.420304 -2.737335 -2.497230 4.055566 -0.686343 -4.157489 -1.405047 -4.218226
wb_dma_ch_pri_enc/wire_pri1_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_de/assign_78_mast0_go 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_de/wire_dma_done -1.477881 -0.935028 -0.141361 -0.954295 -0.937857 0.891304 1.219173 -3.292841 -0.828705 1.318078 -0.920670 2.477775 -0.207260 -3.208508 0.752793 2.878325 0.861171 0.595713 -0.892028 -2.691893
wb_dma_ch_sel/assign_150_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_rf/input_wb_rf_adr 1.925779 5.635573 3.333870 -1.559821 -2.130314 1.381816 -1.104825 -1.413135 1.437732 -0.897225 3.636688 -1.311010 0.495194 -3.507382 -2.523334 -4.237790 2.337264 0.604499 3.881922 -2.194360
wb_dma_wb_if -1.377204 3.531676 -0.281002 -0.891642 -0.001013 0.483508 1.891428 -1.160909 1.935056 -2.947629 1.464858 2.629955 -1.085202 1.818315 -1.798599 0.444602 0.305441 -0.633560 1.479795 1.631627
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond -0.593787 -2.027090 0.187155 -0.215990 -0.449070 2.572592 -3.015502 -0.228374 2.997664 -1.644072 -1.538667 -0.982705 0.016164 0.349906 -0.085276 6.165929 -3.924163 1.874071 2.728186 -2.284975
wb_dma_ch_pri_enc/wire_pri25_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_wb_mast/reg_mast_cyc 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/input_wb_rf_we -5.277979 4.169281 -0.019408 0.611796 -0.157143 0.030386 2.318655 -1.747495 0.386896 -1.533323 -1.496495 1.032044 0.061782 3.968733 -1.523371 2.663683 0.918842 -1.953479 1.274155 0.153090
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_de/always_6/if_1 -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_wb_slv/always_4/stmt_1 1.817810 3.584413 0.964446 -3.511413 -3.345623 -0.344765 0.852896 1.065827 1.782278 -2.801560 4.043568 -4.436117 -1.000416 -3.502701 -0.335040 1.406248 1.717729 1.027891 5.346804 2.537875
wb_dma_de/assign_3_ptr_valid -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_wb_mast/input_pt_sel -0.960857 -0.390601 0.068803 2.050699 -1.399948 3.628017 -4.728703 1.813665 1.208555 0.108040 2.793113 0.962015 -1.521839 1.001744 -3.737397 2.703332 2.359961 -0.451264 4.008860 -2.325274
wb_dma_ch_pri_enc/wire_pri15_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_wb_slv/input_wb_we_i 4.511813 0.655903 2.576851 -0.820838 -3.345647 0.992417 -0.609389 4.503528 -0.535486 0.723761 1.504323 -0.610453 -1.836524 -1.489217 -2.807413 3.558958 3.958517 2.859620 2.238837 -1.864261
wb_dma_de/reg_tsz_cnt_is_0_r -1.189924 -2.290982 -0.654614 1.625713 -0.292129 0.422044 -2.356884 0.108686 0.711632 1.348125 -2.690959 -3.648669 -0.059611 -0.363379 -0.606506 3.084141 -1.050026 -1.556278 -2.086925 -3.120660
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -2.103454 2.385051 2.298603 0.458169 2.528277 0.421452 -3.774563 0.806991 0.130934 5.019820 -4.931737 2.021592 0.202815 -1.213066 -1.927184 1.230703 1.096631 0.969617 0.744871 -4.585025
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma/wire_mast1_drdy 0.319981 0.423925 2.626218 0.010058 -0.046443 0.673963 -0.165677 1.429119 -0.118839 -0.167279 0.282634 2.013582 -2.273224 -0.402621 -1.144063 -0.724048 1.805765 0.306911 0.176043 -2.168773
wb_dma_ch_rf/wire_ch_csr_we -2.290972 3.372132 1.612128 -0.708648 0.131000 -0.232399 2.852035 -0.638090 1.212516 -2.106778 -0.671514 0.302219 0.005398 3.017498 -1.492061 4.605431 -1.147556 -3.643101 2.738716 -2.837703
wb_dma_ch_pri_enc/inst_u9 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/assign_8_ch_csr 0.796386 1.795688 1.035585 -2.282926 0.852832 -1.932035 2.854829 -0.135112 0.177871 0.923272 -0.931033 0.439279 1.306741 0.410223 -0.550663 3.194129 -1.470187 -3.807460 0.891717 -3.673007
wb_dma_ch_rf/wire_this_ptr_set -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_ch_pri_enc/inst_u5 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u4 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u7 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u6 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u0 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u3 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u2 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma/wire_de_start -0.625155 0.463690 -0.975399 -1.064769 -1.598648 -0.967305 0.928440 -1.905961 -0.886551 1.546735 -0.143131 -0.063509 -1.853830 -4.332600 -1.428280 1.746935 2.811716 -2.373359 -2.293873 -2.573477
wb_dma_ch_sel/assign_130_req_p0/expr_1 -0.984683 -0.557466 2.128961 1.351666 -1.537033 -0.356539 -0.462684 2.455924 0.174984 -1.379496 -2.359120 -3.784876 -2.151311 1.940597 -2.149576 2.983180 -0.101461 -2.832973 -0.751343 -4.591156
wb_dma_rf/wire_ch_stop -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma/wire_mast0_dout 1.758507 -1.609409 -0.297148 -1.362904 -0.791892 2.082943 -1.049358 -1.750743 3.312032 -2.970787 2.554739 -0.221577 0.383676 -0.662917 0.331696 4.171785 -3.443267 3.744919 2.437294 0.749445
wb_dma_ch_rf/input_de_adr0 1.690724 -2.301945 2.881731 -2.204389 3.086969 -2.324387 3.537516 1.095132 -0.425515 3.001161 0.456969 0.202902 1.052366 -0.694335 3.135917 0.211473 -0.330616 2.573340 -1.145788 -0.325585
wb_dma_ch_rf/input_de_adr1 -2.397385 -1.828531 -0.998250 1.598227 1.324809 0.287403 -0.724891 1.272524 2.027462 0.051935 -0.345437 -0.102389 -0.861311 2.503901 -1.793387 -1.167976 0.115964 0.073806 -0.200233 0.398506
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_wb_if/input_wbs_data_i 1.758507 -1.609409 -0.297148 -1.362904 -0.791892 2.082943 -1.049358 -1.750743 3.312032 -2.970787 2.554739 -0.221577 0.383676 -0.662917 0.331696 4.171785 -3.443267 3.744919 2.437294 0.749445
wb_dma_de/reg_tsz_dec -0.297570 -1.835476 -0.612849 2.114074 -0.285881 0.310364 -3.389271 0.479556 0.005045 2.400375 -1.708643 -4.751289 0.426489 -0.684816 -0.820768 2.163812 -0.111027 -2.280128 -2.193869 -3.195234
wb_dma_ch_sel/input_ch0_am0 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_ch_sel/input_ch0_am1 -1.842369 -3.174816 -1.349487 0.874188 0.855984 -0.709159 0.389342 0.068475 -1.256127 3.327603 2.121564 0.474423 0.135611 0.490281 -0.999547 0.135660 2.939706 -0.194176 -0.174849 -0.799841
wb_dma_ch_sel/assign_162_req_p1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -2.518844 -3.873250 -1.899674 2.254261 -0.200083 2.037452 -2.820822 -0.181144 1.444857 0.165378 -1.597710 -1.709601 -0.763101 -0.107327 -0.034547 2.551962 -1.057827 0.576224 -1.180424 -0.422056
wb_dma_rf/wire_ch5_csr -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_ch_rf/wire_ch_am1_we -1.839149 -1.767668 -0.498346 2.038341 0.409803 -0.510378 -0.052785 -1.080572 -2.189598 3.028888 2.152547 0.144925 0.211836 1.352908 -1.112848 -2.284784 4.126210 1.146335 -1.054210 -0.487017
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_inc30r/wire_out -2.785579 -3.275170 0.512674 1.473486 2.011448 -0.243089 1.379894 3.188122 -0.804612 2.086064 1.800473 1.336337 1.002468 5.301518 -1.261052 0.629110 1.042020 -0.521968 2.647236 -0.676709
wb_dma_ch_pri_enc/reg_pri_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma/input_wb0_we_i 4.511813 0.655903 2.576851 -0.820838 -3.345647 0.992417 -0.609389 4.503528 -0.535486 0.723761 1.504323 -0.610453 -1.836524 -1.489217 -2.807413 3.558958 3.958517 2.859620 2.238837 -1.864261
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.762190 -3.782242 0.709699 0.498478 1.718342 -0.122174 1.771554 2.088008 -1.582361 3.674456 2.712830 2.075812 1.573470 2.724494 0.019955 0.415310 2.352002 1.240546 2.291550 -0.634341
wb_dma_ch_rf/wire_ch_txsz_dewe -0.502223 -0.770106 -0.673111 1.251633 -1.958205 1.578249 -3.515896 -0.431983 2.186977 -0.508024 -1.425717 -5.184345 -0.607933 -2.348482 -0.989310 1.637472 -0.633804 0.025647 -0.718983 -1.540992
wb_dma_de/always_22/if_1/stmt_2 0.188115 3.007777 -1.276316 -2.296425 -0.080789 -0.714168 0.788973 -2.092215 2.065083 0.999300 -2.685083 1.549648 -0.420304 -2.737335 -2.497230 4.055566 -0.686343 -4.157489 -1.405047 -4.218226
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.390571 0.203510 3.566563 -0.161713 -1.090041 -0.016587 -0.933720 2.018374 1.893901 -0.144796 0.882634 -4.760903 -1.833888 -0.863661 -2.091853 0.456750 1.701814 0.454359 0.988272 -3.618033
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.839149 -1.767668 -0.498346 2.038341 0.409803 -0.510378 -0.052785 -1.080572 -2.189598 3.028888 2.152547 0.144925 0.211836 1.352908 -1.112848 -2.284784 4.126210 1.146335 -1.054210 -0.487017
wb_dma_ch_sel/assign_149_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma/wire_de_ack -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_wb_mast/always_1/if_1 1.758507 -1.609409 -0.297148 -1.362904 -0.791892 2.082943 -1.049358 -1.750743 3.312032 -2.970787 2.554739 -0.221577 0.383676 -0.662917 0.331696 4.171785 -3.443267 3.744919 2.437294 0.749445
wb_dma_wb_if/wire_wb_cyc_o 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/assign_143_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_wb_mast/wire_mast_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma/wire_slv0_dout 0.653009 3.319685 0.007423 -3.112329 -3.608201 -0.920419 0.443656 0.959413 1.188786 -1.118519 2.186931 -5.415171 0.367883 -4.484934 -0.443949 0.578295 1.746248 0.878742 4.832935 2.203812
wb_dma_ch_sel/reg_am1 -1.842369 -3.174816 -1.349487 0.874188 0.855984 -0.709159 0.389342 0.068475 -1.256127 3.327603 2.121564 0.474423 0.135611 0.490281 -0.999547 0.135660 2.939706 -0.194176 -0.174849 -0.799841
wb_dma_ch_sel/input_next_ch -1.477881 -0.935028 -0.141361 -0.954295 -0.937857 0.891304 1.219173 -3.292841 -0.828705 1.318078 -0.920670 2.477775 -0.207260 -3.208508 0.752793 2.878325 0.861171 0.595713 -0.892028 -2.691893
wb_dma_de/always_9 -0.297570 -1.835476 -0.612849 2.114074 -0.285881 0.310364 -3.389271 0.479556 0.005045 2.400375 -1.708643 -4.751289 0.426489 -0.684816 -0.820768 2.163812 -0.111027 -2.280128 -2.193869 -3.195234
wb_dma_de/always_8 -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_wb_mast/always_1/if_1/cond 1.758507 -1.609409 -0.297148 -1.362904 -0.791892 2.082943 -1.049358 -1.750743 3.312032 -2.970787 2.554739 -0.221577 0.383676 -0.662917 0.331696 4.171785 -3.443267 3.744919 2.437294 0.749445
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_rf/always_1/case_1/stmt_12 1.529370 -2.884722 0.567716 0.093050 0.065012 0.151092 -2.557065 1.878732 0.149352 0.220090 2.012535 -2.050283 -0.893076 -2.057022 0.734172 -2.838420 0.363978 2.854086 0.842370 1.414213
wb_dma_rf/always_1/case_1/stmt_13 -1.058499 -1.469718 0.620449 1.654137 0.463373 -0.051777 0.315684 -0.766871 -0.579393 1.133957 1.980563 0.014786 -0.545211 1.058722 -0.748257 -3.981538 3.029651 2.425861 -1.139275 0.236348
wb_dma_de/always_3 -2.871882 -1.474000 -2.479357 2.294559 -0.068810 -0.962328 -0.413848 1.286134 -0.246820 1.085303 1.874897 -1.534246 -1.015766 3.299335 -3.620725 -0.138961 3.111498 -2.417331 0.010562 0.080792
wb_dma_de/always_2 -0.772527 -2.202226 2.077354 -1.905401 2.102391 -2.043003 3.814642 0.095266 -1.455279 3.389578 3.078828 1.287464 1.791587 0.847797 1.169679 -0.070943 1.825213 2.188025 1.980584 -0.926963
wb_dma_de/always_5 -2.191700 -2.171553 0.834102 -0.337973 -0.906779 -0.273179 0.654782 -0.896800 2.119817 0.423830 -2.768508 -3.091408 -1.466242 -2.220060 -0.603580 2.118535 -0.002592 0.811813 -2.036164 -3.538723
wb_dma_de/always_4 -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_de/always_7 -1.189924 -2.290982 -0.654614 1.625713 -0.292129 0.422044 -2.356884 0.108686 0.711632 1.348125 -2.690959 -3.648669 -0.059611 -0.363379 -0.606506 3.084141 -1.050026 -1.556278 -2.086925 -3.120660
wb_dma_de/always_6 -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_ch_sel/input_ch3_txsz -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.772318 -1.937965 0.220135 1.006864 0.174761 -0.226672 -1.992483 0.710319 -0.056862 2.582800 -1.195167 -3.019126 0.473180 -1.836126 0.129441 -1.336400 0.549746 0.353704 -1.967687 -1.756079
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/always_11/if_1 -1.600142 -0.986757 3.235225 0.743507 0.388384 0.334822 0.851056 2.002804 1.651159 -0.316572 -1.039946 0.398564 -3.390040 1.160654 -2.727495 0.422743 1.658255 -1.186644 -1.350490 -4.889672
wb_dma_ch_sel/assign_147_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_sel/always_45/case_1/cond -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_de/assign_68_de_txsz -1.638525 -1.560986 -2.199580 1.757607 -0.740530 0.269845 -2.687460 -1.312796 -0.250397 3.059007 -2.556934 -4.457984 0.740336 -2.330802 0.044350 2.240375 0.573011 -1.674397 -2.728897 -1.814134
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_ch_rf/always_20/if_1 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma/input_wb0s_data_i 1.758507 -1.609409 -0.297148 -1.362904 -0.791892 2.082943 -1.049358 -1.750743 3.312032 -2.970787 2.554739 -0.221577 0.383676 -0.662917 0.331696 4.171785 -3.443267 3.744919 2.437294 0.749445
wb_dma_de/reg_dma_done_d -0.761217 -0.214958 -0.333783 -1.148063 -1.707348 1.537609 0.281098 -2.912923 1.107905 -0.946318 -1.861104 1.097722 -1.197899 -4.048688 0.660802 2.724205 -0.639426 0.901892 -1.060033 -1.651429
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_wb_slv/assign_1_rf_sel 2.434471 0.198498 2.693603 -2.381134 0.357780 -3.380772 4.774437 1.706777 3.118350 -0.773846 2.510606 -4.037992 -1.182033 0.093050 -2.299785 -3.620018 1.215942 -1.420988 -1.634245 -2.217863
wb_dma_ch_rf/assign_23_ch_csr_dewe -0.593787 -2.027090 0.187155 -0.215990 -0.449070 2.572592 -3.015502 -0.228374 2.997664 -1.644072 -1.538667 -0.982705 0.016164 0.349906 -0.085276 6.165929 -3.924163 1.874071 2.728186 -2.284975
wb_dma_de/always_4/if_1/if_1/cond -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_ch_sel/assign_376_gnt_p1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_de/wire_wr_ack -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -2.518844 -3.873250 -1.899674 2.254261 -0.200083 2.037452 -2.820822 -0.181144 1.444857 0.165378 -1.597710 -1.709601 -0.763101 -0.107327 -0.034547 2.551962 -1.057827 0.576224 -1.180424 -0.422056
wb_dma_ch_arb/always_1 -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_ch_arb/always_2 -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma/wire_ch0_txsz -2.155737 -1.204599 -2.293421 1.050932 -1.750006 0.966695 -2.356160 -2.045010 0.434318 1.008264 -2.460945 -3.515673 -0.088180 -2.899700 0.235827 3.025491 0.024416 -0.055203 -1.573598 -0.673880
wb_dma_de/always_19 0.543342 -4.073624 -1.093002 -0.170862 1.591423 0.094480 2.031274 -0.482265 1.260660 1.074464 7.108768 1.521425 -0.030404 2.097288 -1.880178 2.444913 1.313177 -2.517717 0.399341 -2.276756
wb_dma_de/always_18 -0.752861 -2.833064 -3.317267 0.299492 -1.001277 -1.671002 0.414594 2.997025 0.233905 0.106800 0.875915 -4.425533 -1.196832 0.594056 -0.074392 2.472138 1.458393 0.236048 0.514456 4.368357
wb_dma_de/always_15 -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
wb_dma_de/always_14 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_de/always_11 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_de/always_13 -1.477881 -0.935028 -0.141361 -0.954295 -0.937857 0.891304 1.219173 -3.292841 -0.828705 1.318078 -0.920670 2.477775 -0.207260 -3.208508 0.752793 2.878325 0.861171 0.595713 -0.892028 -2.691893
wb_dma_de/always_12 -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.563240 1.402885 4.219729 -1.933377 -1.739840 0.881540 2.282005 -0.364863 1.706875 1.052761 0.835108 -1.856367 0.589882 -4.269959 0.448778 -2.500489 2.508622 2.672293 0.248172 -3.267441
wb_dma_ch_sel/assign_155_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_pri_enc/wire_pri13_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/reg_read_r -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -3.411340 -1.564174 0.426995 0.621446 -1.636631 2.768883 -0.590074 -1.103904 2.217581 -2.213485 -1.482208 1.051893 -3.405695 -1.402536 -1.185451 3.695944 0.267575 1.040719 -0.170921 -2.205893
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_ch_rf/always_17/if_1/block_1 -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -1.887143 -1.192527 -2.459397 -2.436638 1.632343 -1.329612 4.279582 -0.662767 0.527131 -0.079657 2.988911 4.723713 -1.167967 -0.109666 -0.948245 2.290087 0.278006 -3.028796 1.392850 1.035952
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -2.191700 -2.171553 0.834102 -0.337973 -0.906779 -0.273179 0.654782 -0.896800 2.119817 0.423830 -2.768508 -3.091408 -1.466242 -2.220060 -0.603580 2.118535 -0.002592 0.811813 -2.036164 -3.538723
wb_dma_de/assign_20_adr0_cnt_next/expr_1 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_ch_pri_enc/wire_pri2_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/always_11/stmt_1 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_rf/wire_ch_adr1_we -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_sel_checker/input_ch_sel -0.794892 -1.098568 0.000428 -0.670521 -1.151711 1.280418 -0.096558 -0.612511 1.414788 -1.176076 1.933760 -0.272790 -1.052984 -2.101414 0.458647 -0.452522 1.027018 3.766278 1.818450 2.069887
wb_dma_ch_sel/input_ch1_adr1 -2.397385 -1.828531 -0.998250 1.598227 1.324809 0.287403 -0.724891 1.272524 2.027462 0.051935 -0.345437 -0.102389 -0.861311 2.503901 -1.793387 -1.167976 0.115964 0.073806 -0.200233 0.398506
wb_dma_rf/always_2/if_1/if_1/cond 1.954888 1.164856 2.865030 -2.696606 -0.938366 0.068920 1.966876 -2.476547 2.293564 -1.639353 -1.705323 0.774920 -0.275525 -2.582993 0.954640 -0.727184 -1.299829 3.683580 -0.892460 -2.517803
wb_dma_pri_enc_sub/reg_pri_out_d -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/always_4/case_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/wire_pri29_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_de/wire_read_hold 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_rf/wire_sw_pointer -0.963403 1.248953 0.413391 0.147650 -3.524282 0.940910 1.716796 -5.577467 -2.363128 -0.863153 -1.082981 1.060534 -0.670781 -2.025099 0.265326 2.388291 2.279093 1.623432 -2.268571 -2.893496
wb_dma/wire_slv0_din 1.699991 -0.847342 1.732549 -0.589290 3.885143 -4.149575 -2.097536 0.600157 -0.297968 0.841672 1.750533 -2.172048 -1.819420 0.356679 0.133068 -2.128845 -0.328333 -0.142892 -0.064847 -1.266162
wb_dma_ch_rf/input_dma_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/assign_158_req_p1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/assign_17_ch_am1_we -1.839149 -1.767668 -0.498346 2.038341 0.409803 -0.510378 -0.052785 -1.080572 -2.189598 3.028888 2.152547 0.144925 0.211836 1.352908 -1.112848 -2.284784 4.126210 1.146335 -1.054210 -0.487017
wb_dma_ch_rf/assign_7_pointer_s -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_wb_slv/always_5/stmt_1 0.838842 0.403714 2.198304 -1.406091 -2.056594 -1.775592 2.019072 1.281126 0.902814 -0.655095 2.862650 -5.557721 -1.508031 -1.077088 -1.506116 0.478229 2.813228 0.430467 0.907789 -1.109685
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_wb_mast/assign_1 -0.355880 -0.168622 -1.295765 1.865080 -3.248251 2.693912 -3.962077 2.533290 0.764694 -1.072236 2.954818 0.525317 -2.866414 1.039208 -5.123340 3.244426 3.695605 -0.135332 3.433449 -0.815623
wb_dma_ch_sel/input_de_ack -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_sel/reg_valid_sel -0.625155 0.463690 -0.975399 -1.064769 -1.598648 -0.967305 0.928440 -1.905961 -0.886551 1.546735 -0.143131 -0.063509 -1.853830 -4.332600 -1.428280 1.746935 2.811716 -2.373359 -2.293873 -2.573477
wb_dma_de/assign_63_chunk_cnt_is_0_d -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_de/assign_64_tsz_cnt_is_0_d -3.175925 -0.335162 0.084487 1.294558 -0.146711 1.196692 -0.435703 -0.819548 1.584679 -0.535365 -3.656246 0.733173 -1.808944 -0.085237 -1.393457 1.002152 -0.326800 -1.066808 -2.209476 -2.717061
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_wb_mast/always_4/stmt_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/assign_375_gnt_p0 -4.460199 -1.079654 -0.567836 -0.099341 -0.062183 -0.267648 3.228394 -2.264959 1.403099 -2.914018 0.381916 0.695909 0.216784 4.903645 -1.328411 4.302119 -2.213930 -0.896658 1.350978 -1.258512
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma/inst_u2 -0.089357 2.470802 -0.006322 -2.971883 0.138598 -1.476350 3.190777 -1.922352 1.326399 0.148008 -1.271814 1.681049 0.043605 -1.356837 -1.282939 3.481677 -0.871151 -2.787087 -0.455077 -2.984797
wb_dma/inst_u1 0.334912 1.006020 0.243398 -2.603789 0.287144 -1.423111 2.646562 -1.533760 -0.252547 1.097154 -1.904738 1.652159 0.962102 -1.594980 0.192553 3.068701 -1.557977 -2.841516 -0.449419 -3.521254
wb_dma/inst_u0 -1.748643 3.703030 1.164558 -1.688056 -0.728329 -1.596751 3.315668 -1.889752 -1.873172 0.664772 -0.803817 0.060783 1.655768 0.427564 0.854921 0.699433 1.354946 -1.512107 1.010890 -0.972819
wb_dma/inst_u4 0.450040 -0.469498 2.227099 0.685953 -2.671953 2.647310 -0.868613 2.287555 -1.259989 -5.091336 1.205013 0.479674 -4.243705 0.013359 -0.790201 3.873516 -0.676579 -2.174702 1.091679 -1.820608
wb_dma_ch_rf/assign_2_ch_adr1 -3.521258 1.323883 -1.919391 1.304385 -1.508596 -0.812597 -0.274934 0.622445 2.025511 -1.812569 -0.369168 -2.992634 -2.593222 1.490208 -3.401825 -2.049127 2.505939 0.555575 -0.809896 3.104913
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_rf/wire_pointer_s -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_ch_sel/always_40/case_1/stmt_1 -5.057852 -2.497519 -1.247144 0.579804 0.508182 0.788460 1.247414 -0.718297 3.453775 -1.522756 -1.544798 0.831421 -1.924073 1.525458 -1.327490 0.811119 -0.381405 1.841903 -0.131879 0.505164
wb_dma_ch_sel/always_40/case_1/stmt_2 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.794892 -1.098568 0.000428 -0.670521 -1.151711 1.280418 -0.096558 -0.612511 1.414788 -1.176076 1.933760 -0.272790 -1.052984 -2.101414 0.458647 -0.452522 1.027018 3.766278 1.818450 2.069887
wb_dma_ch_sel/always_40/case_1/stmt_4 -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_pri_enc_sub -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/reg_ch_am1_r -1.839149 -1.767668 -0.498346 2.038341 0.409803 -0.510378 -0.052785 -1.080572 -2.189598 3.028888 2.152547 0.144925 0.211836 1.352908 -1.112848 -2.284784 4.126210 1.146335 -1.054210 -0.487017
wb_dma_de/assign_72_dma_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_de/reg_ptr_adr_low -0.785227 -3.314296 -3.073019 -0.324996 0.475313 -0.493708 -0.326668 2.877573 1.218471 1.192835 1.374398 -2.284947 -0.456870 -0.199509 0.612213 2.770801 0.681815 1.208927 2.219061 4.228337
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_de/reg_state 0.188115 3.007777 -1.276316 -2.296425 -0.080789 -0.714168 0.788973 -2.092215 2.065083 0.999300 -2.685083 1.549648 -0.420304 -2.737335 -2.497230 4.055566 -0.686343 -4.157489 -1.405047 -4.218226
wb_dma_ch_rf/always_26/if_1 -0.963403 1.248953 0.413391 0.147650 -3.524282 0.940910 1.716796 -5.577467 -2.363128 -0.863153 -1.082981 1.060534 -0.670781 -2.025099 0.265326 2.388291 2.279093 1.623432 -2.268571 -2.893496
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -1.254424 0.911395 1.801871 -0.109181 3.834080 0.675574 -2.623295 -0.620031 1.095003 3.857614 -3.224949 3.757814 0.467602 -0.196702 -0.482799 2.946874 -0.848674 1.946167 -0.382071 -3.353422
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_ch_sel/assign_113_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_inc30r/always_1 -5.280955 -1.876371 -0.757297 1.975463 0.981405 -0.940807 -1.777676 0.806883 -2.520542 2.904261 1.223628 -1.936797 0.881948 2.217482 -1.735824 -1.958526 2.220737 -0.992889 4.392528 -0.633638
wb_dma_de/always_23/block_1/case_1/cond 0.188115 3.007777 -1.276316 -2.296425 -0.080789 -0.714168 0.788973 -2.092215 2.065083 0.999300 -2.685083 1.549648 -0.420304 -2.737335 -2.497230 4.055566 -0.686343 -4.157489 -1.405047 -4.218226
wb_dma_ch_sel/assign_128_req_p0/expr_1 -0.984683 -0.557466 2.128961 1.351666 -1.537033 -0.356539 -0.462684 2.455924 0.174984 -1.379496 -2.359120 -3.784876 -2.151311 1.940597 -2.149576 2.983180 -0.101461 -2.832973 -0.751343 -4.591156
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -2.191700 -2.171553 0.834102 -0.337973 -0.906779 -0.273179 0.654782 -0.896800 2.119817 0.423830 -2.768508 -3.091408 -1.466242 -2.220060 -0.603580 2.118535 -0.002592 0.811813 -2.036164 -3.538723
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.785656 -4.097766 -1.759456 2.246902 1.295119 0.209633 -2.276677 0.292261 -0.182467 3.162685 -1.644887 -1.957391 0.795035 0.407036 0.141431 2.199140 -0.707645 -1.689201 -3.073337 -2.192045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -3.508768 0.138414 0.924710 -0.270927 -1.622012 -0.865210 3.699313 0.374857 1.397005 -4.060981 -0.687173 -2.146403 -2.325416 3.003693 -1.037080 2.860920 -0.258988 -0.578882 0.625927 0.056947
wb_dma_ch_sel/assign_148_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma/wire_ndr -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_pri_enc_sub/always_3/if_1/if_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/always_8/stmt_1/expr_1 -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -5.509043 -2.420830 0.142508 0.491736 0.519159 0.602593 3.057389 -0.613511 1.877090 -2.124800 -0.859662 1.466588 -1.665664 2.519039 0.222540 0.678263 -0.197782 2.215322 0.295445 1.283446
wb_dma_rf/input_dma_done_all -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_de/assign_66_dma_done -1.477881 -0.935028 -0.141361 -0.954295 -0.937857 0.891304 1.219173 -3.292841 -0.828705 1.318078 -0.920670 2.477775 -0.207260 -3.208508 0.752793 2.878325 0.861171 0.595713 -0.892028 -2.691893
wb_dma/wire_ch4_csr -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/input_ch3_csr -0.154436 0.546414 1.138892 -1.074020 -2.887642 0.806050 -0.163860 -1.372047 -3.125833 0.943250 -1.825244 -1.092038 0.933373 -2.840633 1.746590 6.253152 0.092224 0.153382 2.232838 -3.046670
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_de/wire_adr1_cnt_next -2.930440 -2.227484 -1.488226 2.838068 0.976202 0.345312 -2.080074 1.586418 -0.228927 2.141867 1.393690 -0.121368 -0.343270 3.628774 -3.258089 0.294101 2.244902 -2.013462 1.075356 -1.639112
wb_dma/wire_de_adr0 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/reg_adr0_cnt -0.772527 -2.202226 2.077354 -1.905401 2.102391 -2.043003 3.814642 0.095266 -1.455279 3.389578 3.078828 1.287464 1.791587 0.847797 1.169679 -0.070943 1.825213 2.188025 1.980584 -0.926963
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma/wire_am0 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma/wire_am1 -1.842369 -3.174816 -1.349487 0.874188 0.855984 -0.709159 0.389342 0.068475 -1.256127 3.327603 2.121564 0.474423 0.135611 0.490281 -0.999547 0.135660 2.939706 -0.194176 -0.174849 -0.799841
wb_dma_ch_sel/assign_137_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_sel/assign_140_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_rf/always_22/if_1/if_1 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_de/assign_69_de_adr0 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_de/wire_mast0_go 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_wb_slv/input_slv_din 0.676333 -1.593104 0.828013 1.626126 2.701555 -0.576509 -0.757768 4.218345 2.793449 1.351109 2.806487 -3.045335 0.024716 3.014156 -1.719355 -3.765345 1.248340 -0.647393 1.708188 0.679365
wb_dma_de/always_3/if_1/if_1 -2.871882 -1.474000 -2.479357 2.294559 -0.068810 -0.962328 -0.413848 1.286134 -0.246820 1.085303 1.874897 -1.534246 -1.015766 3.299335 -3.620725 -0.138961 3.111498 -2.417331 0.010562 0.080792
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_sel/always_47/case_1 -1.842369 -3.174816 -1.349487 0.874188 0.855984 -0.709159 0.389342 0.068475 -1.256127 3.327603 2.121564 0.474423 0.135611 0.490281 -0.999547 0.135660 2.939706 -0.194176 -0.174849 -0.799841
wb_dma_ch_sel/assign_152_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_de/reg_de_adr0_we 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_ch_sel/assign_114_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_ch_rf/assign_4_ch_am1 -1.839149 -1.767668 -0.498346 2.038341 0.409803 -0.510378 -0.052785 -1.080572 -2.189598 3.028888 2.152547 0.144925 0.211836 1.352908 -1.112848 -2.284784 4.126210 1.146335 -1.054210 -0.487017
wb_dma_de/wire_dma_done_all -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -0.625155 0.463690 -0.975399 -1.064769 -1.598648 -0.967305 0.928440 -1.905961 -0.886551 1.546735 -0.143131 -0.063509 -1.853830 -4.332600 -1.428280 1.746935 2.811716 -2.373359 -2.293873 -2.573477
wb_dma_wb_slv/input_wb_data_i 1.817810 3.584413 0.964446 -3.511413 -3.345623 -0.344765 0.852896 1.065827 1.782278 -2.801560 4.043568 -4.436117 -1.000416 -3.502701 -0.335040 1.406248 1.717729 1.027891 5.346804 2.537875
wb_dma_de/input_nd -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_sel/assign_126_ch_sel -1.918683 2.034352 2.025568 -2.442937 0.779791 -0.880226 5.399794 -3.265800 1.621773 -0.243419 -1.942915 1.767569 1.491222 -0.195160 0.216129 0.745125 -1.718120 -2.307855 -0.742749 -4.163898
wb_dma/wire_mast1_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_de/wire_ptr_valid -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma/wire_ch_sel 1.009198 -2.278213 -1.106322 -2.103618 1.218362 2.190767 1.756283 -3.774806 5.707568 0.344647 0.603596 -1.720022 4.470791 -3.101370 2.521150 -1.143261 -4.577287 0.465191 0.506358 -1.424267
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -5.509043 -2.420830 0.142508 0.491736 0.519159 0.602593 3.057389 -0.613511 1.877090 -2.124800 -0.859662 1.466588 -1.665664 2.519039 0.222540 0.678263 -0.197782 2.215322 0.295445 1.283446
wb_dma_de/always_12/stmt_1/expr_1 -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma/wire_dma_req -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_ch_sel/assign_136_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_rf/assign_5_sw_pointer -0.963403 1.248953 0.413391 0.147650 -3.524282 0.940910 1.716796 -5.577467 -2.363128 -0.863153 -1.082981 1.060534 -0.670781 -2.025099 0.265326 2.388291 2.279093 1.623432 -2.268571 -2.893496
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.839149 -1.767668 -0.498346 2.038341 0.409803 -0.510378 -0.052785 -1.080572 -2.189598 3.028888 2.152547 0.144925 0.211836 1.352908 -1.112848 -2.284784 4.126210 1.146335 -1.054210 -0.487017
wb_dma_ch_sel/assign_97_valid/expr_1 -0.272473 1.445745 1.360814 -2.957263 -1.903555 -3.632500 3.858810 0.430684 -2.265903 2.761658 -0.756562 -4.179868 0.191693 -2.133198 0.104168 4.898433 3.277677 -0.416455 1.514563 -2.280102
wb_dma_de/always_9/stmt_1 -0.297570 -1.835476 -0.612849 2.114074 -0.285881 0.310364 -3.389271 0.479556 0.005045 2.400375 -1.708643 -4.751289 0.426489 -0.684816 -0.820768 2.163812 -0.111027 -2.280128 -2.193869 -3.195234
wb_dma_de/input_pause_req 3.002944 0.112916 1.202303 -3.028887 0.848124 -0.595236 2.357106 -1.424357 3.418096 -0.592790 -0.399371 2.471876 -1.049106 -3.484132 -0.520807 -2.138357 -1.392166 0.126735 -2.331256 -2.852678
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -1.818959 -3.742083 -1.866570 -0.186982 -0.040449 1.973695 -0.738620 -1.550043 1.949794 -0.601295 -0.267261 0.671814 0.175633 -1.147972 1.386305 2.630487 -2.128131 2.540538 0.971916 0.771753
wb_dma_de/wire_dma_busy -0.279600 -1.260507 -0.234115 -0.513202 2.370515 -0.085283 1.976727 -2.054280 4.514269 1.951518 -2.531727 -1.621409 2.111303 -2.131428 1.252091 -4.405573 -1.853814 0.185410 -3.935554 -1.179530
wb_dma_ch_sel/always_37/if_1/if_1/cond -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_pri_enc/always_2/if_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/always_6/if_1/stmt_1 -2.982107 -0.627731 -2.969272 2.146215 0.410462 0.101934 -2.783313 -1.438196 1.376883 2.698009 -4.061256 -4.291087 1.154935 -0.912938 -0.564465 0.825061 -0.656702 -2.375317 -3.112387 -1.042918
wb_dma_ch_rf/input_de_txsz_we -0.502223 -0.770106 -0.673111 1.251633 -1.958205 1.578249 -3.515896 -0.431983 2.186977 -0.508024 -1.425717 -5.184345 -0.607933 -2.348482 -0.989310 1.637472 -0.633804 0.025647 -0.718983 -1.540992
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_wb_if/input_wb_addr_i 2.312995 5.611512 4.019534 -1.741159 -2.162560 1.724265 -0.758728 -1.053262 1.148823 -1.874368 5.216676 -0.381709 -0.819195 -2.752411 -2.615303 -2.846955 2.963521 1.008784 4.658814 -1.790602
wb_dma_ch_sel/always_7/stmt_1 -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -1.887143 -1.192527 -2.459397 -2.436638 1.632343 -1.329612 4.279582 -0.662767 0.527131 -0.079657 2.988911 4.723713 -1.167967 -0.109666 -0.948245 2.290087 0.278006 -3.028796 1.392850 1.035952
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 -0.271467 -0.760687 1.541438 0.006867 -0.822664 3.608145 -3.109000 0.185377 2.169363 -2.017928 -1.342824 2.011972 -1.608767 -0.703737 -0.608525 4.487638 -2.187667 1.828485 2.577612 -2.880039
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_rf/always_4/if_1/block_1 -0.217506 -3.321718 0.409144 0.001575 1.033280 0.111960 -1.143084 2.366279 0.360276 0.331623 1.825881 -1.531425 0.171451 -0.310170 2.472543 -3.807012 0.379185 3.442634 1.306636 3.351724
wb_dma_de/reg_dma_abort_r -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/input_ch2_txsz -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/input_ch5_csr -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_ch_sel/assign_150_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_ch_sel/assign_155_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_sel/always_43/case_1/stmt_4 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_sel/always_43/case_1/stmt_3 -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.795988 -1.146770 -0.490770 1.417819 -1.156229 3.928106 -3.850801 -0.343787 1.194501 0.012648 1.536274 1.460664 -1.430426 -2.916762 -0.615826 -0.457948 1.761604 2.323118 1.516289 0.389645
wb_dma_ch_sel/always_43/case_1/stmt_1 -2.155737 -1.204599 -2.293421 1.050932 -1.750006 0.966695 -2.356160 -2.045010 0.434318 1.008264 -2.460945 -3.515673 -0.088180 -2.899700 0.235827 3.025491 0.024416 -0.055203 -1.573598 -0.673880
wb_dma_de/always_19/stmt_1/expr_1 0.543342 -4.073624 -1.093002 -0.170862 1.591423 0.094480 2.031274 -0.482265 1.260660 1.074464 7.108768 1.521425 -0.030404 2.097288 -1.880178 2.444913 1.313177 -2.517717 0.399341 -2.276756
wb_dma_ch_rf/wire_ch_err_we -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 1.094391 -1.506331 0.928964 -0.532790 2.766794 -0.549507 1.534826 1.151358 3.753191 1.733052 0.581728 -0.074957 0.971032 0.505938 -0.680237 -5.024017 -0.155662 0.759302 -1.292184 -0.863832
wb_dma_rf/wire_ch1_adr1 -2.397385 -1.828531 -0.998250 1.598227 1.324809 0.287403 -0.724891 1.272524 2.027462 0.051935 -0.345437 -0.102389 -0.861311 2.503901 -1.793387 -1.167976 0.115964 0.073806 -0.200233 0.398506
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 1.347900 2.304622 0.369706 -3.984471 -0.379191 -3.319068 0.701249 3.388070 1.820604 1.088373 -7.140340 1.021417 -1.538965 -1.101180 -2.415548 2.972271 -0.351121 4.219118 2.533570 -1.032005
assert_wb_dma_wb_if/input_pt_sel_i 0.295934 -3.086076 -0.394517 2.113561 0.709766 1.346258 -2.590870 2.476352 0.719735 -0.360395 0.474714 -0.559595 -1.693033 0.352828 -0.780238 -1.840061 -0.265374 -0.121339 -0.847948 0.252123
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 0.275551 -2.472206 3.500993 -0.519041 0.794959 -0.004477 1.738738 1.442058 1.383506 -0.972220 2.989935 -1.981058 -0.378281 2.561907 -0.572637 3.228304 -1.307482 -1.669484 1.739911 -4.545285
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_rf/input_paused 1.984092 -2.561671 -1.560726 -0.589862 -0.015853 -0.445210 -1.660115 1.342493 0.897174 1.435256 2.658944 -1.302637 -1.489167 -3.166354 -1.000095 -0.508892 1.483478 0.164673 -0.448200 0.536518
wb_dma/wire_mast0_adr -0.752861 -2.833064 -3.317267 0.299492 -1.001277 -1.671002 0.414594 2.997025 0.233905 0.106800 0.875915 -4.425533 -1.196832 0.594056 -0.074392 2.472138 1.458393 0.236048 0.514456 4.368357
wb_dma_ch_pri_enc/inst_u8 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/assign_148_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.128974 -0.643038 1.397522 0.524043 -0.491484 -0.485788 -1.458759 1.007177 0.217549 1.651596 -0.358184 -4.079085 0.007025 -1.506227 -0.634810 -0.910071 0.977450 -0.180643 -1.131896 -2.517532
wb_dma_ch_arb/always_2/block_1 -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
wb_dma_ch_sel/always_40/case_1/cond -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_ch_rf/assign_22_ch_err_we -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_rf/wire_pointer -2.877152 -1.000763 -2.081413 -2.750294 0.413598 -1.905036 -1.885667 -0.709955 3.364583 -3.720142 -1.183882 -0.137401 -2.254184 -1.347594 -1.765226 -2.564857 -3.706198 2.345182 3.599692 1.976470
wb_dma_ch_pri_enc/always_2/if_1/if_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/wire_pri19_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/assign_5_pri1 -1.584278 -2.728968 0.868912 1.435995 0.966727 1.480338 -0.854486 0.608646 1.938785 0.554371 -1.822960 1.647743 -2.400718 -0.684576 -1.151969 -1.568302 0.665056 0.590430 -2.607079 -2.645633
wb_dma_rf/inst_u26 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u27 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_de/always_23/block_1/case_1/block_10 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_de/always_23/block_1/case_1/block_11 -1.839683 -2.627454 -0.409017 -0.056940 -2.301542 2.331388 0.101803 -1.324181 0.805878 -2.418984 2.765500 -2.036383 -1.099486 -1.756512 1.319239 4.751755 -0.207197 2.085793 1.884895 1.403427
wb_dma_rf/inst_u22 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u23 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u20 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_de/assign_86_de_ack -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_rf/inst_u28 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/inst_u29 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/always_1/stmt_1 -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.419354 -2.446185 -1.871559 2.160539 0.053091 1.233778 -4.206026 -0.071989 0.933029 2.379823 -1.597647 -3.183479 0.752732 -1.528746 -0.375281 0.450650 -0.398419 -0.195664 -1.780543 -1.176097
wb_dma_ch_sel/assign_142_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_rf/inst_check_wb_dma_rf -1.815265 0.604042 0.659085 1.944822 -1.227828 0.448494 -0.169810 -0.749375 -0.249819 0.315794 1.454088 -2.033116 -1.118908 0.574742 -1.248720 -3.276525 4.201770 2.615059 -0.775081 1.164848
wb_dma_rf/reg_wb_rf_dout 1.038501 0.569583 1.958176 0.452663 3.074638 -3.455988 -3.267807 -0.319327 -1.769076 1.922413 1.660761 -1.429434 -1.791946 0.656661 -1.324646 -3.078502 1.636751 1.707316 -0.737650 -1.202194
wb_dma/input_dma_req_i -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_de/input_am1 -1.842369 -3.174816 -1.349487 0.874188 0.855984 -0.709159 0.389342 0.068475 -1.256127 3.327603 2.121564 0.474423 0.135611 0.490281 -0.999547 0.135660 2.939706 -0.194176 -0.174849 -0.799841
wb_dma_de/input_am0 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_ch_sel/reg_next_start -0.500467 -0.670457 -0.548966 -0.987435 -0.225273 -0.152554 -0.184904 -1.481175 -1.074093 3.169760 0.449248 1.486019 -1.273089 -5.012429 -0.588008 1.304296 2.699209 -1.641823 -1.524579 -2.792790
wb_dma_ch_sel/input_ch4_csr -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_sel/assign_107_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma/wire_next_ch -1.477881 -0.935028 -0.141361 -0.954295 -0.937857 0.891304 1.219173 -3.292841 -0.828705 1.318078 -0.920670 2.477775 -0.207260 -3.208508 0.752793 2.878325 0.861171 0.595713 -0.892028 -2.691893
wb_dma_rf/wire_ch2_txsz -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_ch_rf/wire_ch_am0 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_ch_rf/wire_ch_am1 -1.839149 -1.767668 -0.498346 2.038341 0.409803 -0.510378 -0.052785 -1.080572 -2.189598 3.028888 2.152547 0.144925 0.211836 1.352908 -1.112848 -2.284784 4.126210 1.146335 -1.054210 -0.487017
wb_dma/wire_ch6_csr -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/input_csr 1.032040 1.377131 2.877981 -1.932628 0.357265 2.368570 -2.541460 0.613270 2.334823 0.056941 1.302984 1.776921 -0.080407 -0.833116 -1.931658 4.689736 -1.122517 1.820161 5.750697 -4.025714
wb_dma_de/reg_read -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma/input_wb1_cyc_i 0.295934 -3.086076 -0.394517 2.113561 0.709766 1.346258 -2.590870 2.476352 0.719735 -0.360395 0.474714 -0.559595 -1.693033 0.352828 -0.780238 -1.840061 -0.265374 -0.121339 -0.847948 0.252123
wb_dma_ch_rf/wire_ch_adr0_we 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_ch_sel/assign_140_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_rf/wire_ch3_txsz -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_rf/input_wb_rf_din 0.653009 3.319685 0.007423 -3.112329 -3.608201 -0.920419 0.443656 0.959413 1.188786 -1.118519 2.186931 -5.415171 0.367883 -4.484934 -0.443949 0.578295 1.746248 0.878742 4.832935 2.203812
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_pri_enc_sub/reg_pri_out_d1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_rf/always_19/if_1/block_1 0.772318 -1.937965 0.220135 1.006864 0.174761 -0.226672 -1.992483 0.710319 -0.056862 2.582800 -1.195167 -3.019126 0.473180 -1.836126 0.129441 -1.336400 0.549746 0.353704 -1.967687 -1.756079
wb_dma_ch_rf/always_2 -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_ch_rf/always_1 1.656636 -2.896564 0.505544 -1.572413 -0.534248 -1.822116 2.162460 -1.029041 -0.949884 2.669222 1.320321 -3.759047 1.733924 -3.514247 2.360578 -0.320810 0.814632 1.968331 -1.354239 -0.676334
wb_dma_ch_sel/always_9/stmt_1 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_rf/always_6 -0.999661 -0.471366 -2.134848 -2.280765 1.495067 -0.301456 1.994908 0.058907 1.674162 -0.059062 2.821425 4.379848 -0.891471 0.106598 -2.126118 3.110951 -0.335400 -2.633638 2.787897 0.009998
wb_dma_ch_rf/always_5 -1.543771 -2.413711 -0.082796 1.575142 0.452196 1.255010 -0.920411 1.361544 1.044575 -0.262120 0.524592 -1.021793 -0.144310 1.491501 1.170111 -2.086203 0.694894 3.145466 0.207670 2.743367
wb_dma_ch_rf/always_4 -0.217506 -3.321718 0.409144 0.001575 1.033280 0.111960 -1.143084 2.366279 0.360276 0.331623 1.825881 -1.531425 0.171451 -0.310170 2.472543 -3.807012 0.379185 3.442634 1.306636 3.351724
wb_dma_ch_rf/always_9 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_rf/always_8 0.935327 -1.332718 0.771281 0.198988 2.394664 -0.908546 0.993066 0.361674 2.732493 3.070646 -1.944817 -2.056618 2.221427 -0.181642 0.055435 -4.432970 -0.747464 -0.449422 -3.180094 -2.409735
assert_wb_dma_rf/input_wb_rf_dout -1.815265 0.604042 0.659085 1.944822 -1.227828 0.448494 -0.169810 -0.749375 -0.249819 0.315794 1.454088 -2.033116 -1.118908 0.574742 -1.248720 -3.276525 4.201770 2.615059 -0.775081 1.164848
wb_dma/wire_wb1_addr_o -0.610473 -2.638060 1.314301 1.424111 0.760206 0.309867 -0.873915 3.116515 0.608481 -0.322662 2.192926 -2.065098 -0.372604 3.771977 -1.311623 1.319592 -0.265493 -0.998235 2.090819 -1.565855
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_wb_slv/always_5/stmt_1/expr_1 0.838842 0.403714 2.198304 -1.406091 -2.056594 -1.775592 2.019072 1.281126 0.902814 -0.655095 2.862650 -5.557721 -1.508031 -1.077088 -1.506116 0.478229 2.813228 0.430467 0.907789 -1.109685
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -3.025604 4.418356 1.168701 -0.423932 -0.412639 1.629655 3.871342 -2.370423 2.293226 -1.807140 -0.254212 2.208947 1.253420 3.859645 -0.129465 1.510229 1.198028 1.308054 2.446748 0.575520
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.132854 1.260023 3.462174 -0.818565 -2.291222 -0.360769 2.175148 2.363383 0.097213 -1.283001 3.011803 -1.256438 -3.595798 -1.347251 -2.564480 -1.236462 4.706295 -0.045776 0.718483 -1.965459
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_wb_slv/reg_slv_dout 1.817810 3.584413 0.964446 -3.511413 -3.345623 -0.344765 0.852896 1.065827 1.782278 -2.801560 4.043568 -4.436117 -1.000416 -3.502701 -0.335040 1.406248 1.717729 1.027891 5.346804 2.537875
wb_dma_ch_pri_enc/always_2 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/always_4 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma/inst_u3 -1.377204 3.531676 -0.281002 -0.891642 -0.001013 0.483508 1.891428 -1.160909 1.935056 -2.947629 1.464858 2.629955 -1.085202 1.818315 -1.798599 0.444602 0.305441 -0.633560 1.479795 1.631627
wb_dma_wb_slv/always_1/stmt_1 2.312995 5.611512 4.019534 -1.741159 -2.162560 1.724265 -0.758728 -1.053262 1.148823 -1.874368 5.216676 -0.381709 -0.819195 -2.752411 -2.615303 -2.846955 2.963521 1.008784 4.658814 -1.790602
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_rf/wire_ch0_am0 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_rf/wire_ch0_am1 -1.839149 -1.767668 -0.498346 2.038341 0.409803 -0.510378 -0.052785 -1.080572 -2.189598 3.028888 2.152547 0.144925 0.211836 1.352908 -1.112848 -2.284784 4.126210 1.146335 -1.054210 -0.487017
wb_dma_wb_mast/wire_mast_drdy -1.418082 -1.126512 0.916561 -1.098343 -0.553248 1.240830 0.758168 4.525385 -0.471311 -0.474641 -2.756109 1.552773 -4.295297 -2.891243 2.716364 6.539475 1.292326 0.402721 1.347232 2.233692
wb_dma_ch_sel/assign_95_valid/expr_1 -1.620973 2.646569 1.754662 -2.090475 -2.054835 -1.889554 3.461419 -0.396156 -2.496117 2.621044 -2.484590 -2.493980 -0.295844 -3.116704 0.669789 4.935916 3.572952 -1.219635 0.601535 -2.744624
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -3.508768 0.138414 0.924710 -0.270927 -1.622012 -0.865210 3.699313 0.374857 1.397005 -4.060981 -0.687173 -2.146403 -2.325416 3.003693 -1.037080 2.860920 -0.258988 -0.578882 0.625927 0.056947
wb_dma/constraint_slv0_din 2.244373 -0.396597 -0.660543 -1.525738 -0.422934 -0.678440 0.468207 -0.462209 2.725642 1.863348 2.304371 -1.915013 -0.615505 -3.480000 -0.593159 -2.739574 3.243583 2.599608 -1.841688 0.856582
wb_dma_de/always_4/if_1/if_1 -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_rf/always_2 3.710887 0.454605 2.064523 -3.985488 -1.095692 -1.057326 1.548461 -1.315783 1.620539 -1.582136 0.163047 1.876457 -2.217020 -4.288129 0.166602 0.204983 -0.452591 2.757774 -1.102209 -2.215122
wb_dma_rf/inst_u24 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/always_1 1.038501 0.569583 1.958176 0.452663 3.074638 -3.455988 -3.267807 -0.319327 -1.769076 1.922413 1.660761 -1.429434 -1.791946 0.656661 -1.324646 -3.078502 1.636751 1.707316 -0.737650 -1.202194
wb_dma_ch_sel/always_38 -0.625155 0.463690 -0.975399 -1.064769 -1.598648 -0.967305 0.928440 -1.905961 -0.886551 1.546735 -0.143131 -0.063509 -1.853830 -4.332600 -1.428280 1.746935 2.811716 -2.373359 -2.293873 -2.573477
wb_dma_ch_sel/always_39 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_sel/always_37 -2.777351 0.927940 1.544674 -2.457971 2.234051 0.496111 4.590609 -3.585043 2.321436 0.884269 -1.136018 3.842771 2.393391 -0.746886 1.199537 0.098078 -2.211925 -1.618293 0.699005 -3.548757
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -3.232961 2.241988 3.412191 0.992531 2.232335 1.416166 -2.310447 0.969093 0.092284 3.156448 -2.606238 2.406827 0.393757 1.558919 -2.250154 2.549602 0.622584 -1.248890 2.045570 -5.632418
wb_dma_ch_sel/assign_10_pri3 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_rf/inst_u21 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_rf/wire_ch3_adr0 -0.567408 -3.813115 1.592791 -0.456124 2.911140 -0.577673 2.791554 1.463651 1.464409 0.351716 2.449630 1.931992 0.156016 2.978264 0.648118 -1.286449 -0.635206 1.854208 0.428940 0.040631
wb_dma_ch_rf/input_dma_busy 0.935327 -1.332718 0.771281 0.198988 2.394664 -0.908546 0.993066 0.361674 2.732493 3.070646 -1.944817 -2.056618 2.221427 -0.181642 0.055435 -4.432970 -0.747464 -0.449422 -3.180094 -2.409735
wb_dma_ch_sel/assign_134_req_p0 -2.481051 0.751797 1.552697 -0.600291 -1.420031 -2.133773 4.357250 -0.047976 0.877823 -3.167836 -2.728603 -3.546641 -1.408735 2.136701 -0.241917 1.877673 -1.084763 -1.669052 -1.598871 -1.309409
wb_dma/wire_wb0m_data_o 0.676333 -1.593104 0.828013 1.626126 2.701555 -0.576509 -0.757768 4.218345 2.793449 1.351109 2.806487 -3.045335 0.024716 3.014156 -1.719355 -3.765345 1.248340 -0.647393 1.708188 0.679365
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_ch_rf/always_6/if_1 -0.999661 -0.471366 -2.134848 -2.280765 1.495067 -0.301456 1.994908 0.058907 1.674162 -0.059062 2.821425 4.379848 -0.891471 0.106598 -2.126118 3.110951 -0.335400 -2.633638 2.787897 0.009998
wb_dma 0.716230 2.506247 -0.499104 -0.558917 -0.400881 -0.508394 0.297481 -1.029668 -1.459249 -0.096742 -1.013451 0.814372 1.115633 0.086159 0.306538 1.492788 -0.870519 -2.034275 0.079710 -0.263324
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 -3.175925 -0.335162 0.084487 1.294558 -0.146711 1.196692 -0.435703 -0.819548 1.584679 -0.535365 -3.656246 0.733173 -1.808944 -0.085237 -1.393457 1.002152 -0.326800 -1.066808 -2.209476 -2.717061
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.772318 -1.937965 0.220135 1.006864 0.174761 -0.226672 -1.992483 0.710319 -0.056862 2.582800 -1.195167 -3.019126 0.473180 -1.836126 0.129441 -1.336400 0.549746 0.353704 -1.967687 -1.756079
assert_wb_dma_rf/input_wb_rf_adr -1.815265 0.604042 0.659085 1.944822 -1.227828 0.448494 -0.169810 -0.749375 -0.249819 0.315794 1.454088 -2.033116 -1.118908 0.574742 -1.248720 -3.276525 4.201770 2.615059 -0.775081 1.164848
wb_dma_ch_rf/always_6/if_1/if_1 -0.999661 -0.471366 -2.134848 -2.280765 1.495067 -0.301456 1.994908 0.058907 1.674162 -0.059062 2.821425 4.379848 -0.891471 0.106598 -2.126118 3.110951 -0.335400 -2.633638 2.787897 0.009998
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_arb/wire_gnt -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 1.984092 -2.561671 -1.560726 -0.589862 -0.015853 -0.445210 -1.660115 1.342493 0.897174 1.435256 2.658944 -1.302637 -1.489167 -3.166354 -1.000095 -0.508892 1.483478 0.164673 -0.448200 0.536518
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_rf/always_1/case_1/cond 1.038501 0.569583 1.958176 0.452663 3.074638 -3.455988 -3.267807 -0.319327 -1.769076 1.922413 1.660761 -1.429434 -1.791946 0.656661 -1.324646 -3.078502 1.636751 1.707316 -0.737650 -1.202194
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_wb_slv/assign_4/expr_1 0.676333 -1.593104 0.828013 1.626126 2.701555 -0.576509 -0.757768 4.218345 2.793449 1.351109 2.806487 -3.045335 0.024716 3.014156 -1.719355 -3.765345 1.248340 -0.647393 1.708188 0.679365
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -2.860068 -2.842194 -1.626344 1.139843 -1.267067 2.275164 -1.768900 -1.145804 1.622871 -1.113747 -0.921846 -1.107824 -1.348929 -1.472303 0.354952 2.644299 -0.538452 2.016288 -0.108107 0.731056
wb_dma_de/always_3/if_1/stmt_1 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_sel/assign_104_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_ch_rf/always_9/stmt_1 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_wb_if/input_mast_adr -0.807665 -1.963726 0.055413 1.132043 -0.574441 -1.237389 0.324101 3.062598 -0.055035 -0.646843 2.307087 -3.962296 -0.986611 3.421121 -1.878447 1.204444 1.271966 -1.132720 1.114706 0.156214
assert_wb_dma_ch_arb/input_req -1.207307 -1.497764 3.318364 0.156540 0.084058 -1.020501 0.923921 2.300965 1.462831 0.532363 -0.235609 -3.631984 -1.899140 1.313120 -2.110602 1.704918 1.330546 -0.593696 -0.258820 -4.581645
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_wb_if/input_wbm_data_i 1.817810 3.584413 0.964446 -3.511413 -3.345623 -0.344765 0.852896 1.065827 1.782278 -2.801560 4.043568 -4.436117 -1.000416 -3.502701 -0.335040 1.406248 1.717729 1.027891 5.346804 2.537875
wb_dma_de/wire_tsz_cnt_is_0_d -3.175925 -0.335162 0.084487 1.294558 -0.146711 1.196692 -0.435703 -0.819548 1.584679 -0.535365 -3.656246 0.733173 -1.808944 -0.085237 -1.393457 1.002152 -0.326800 -1.066808 -2.209476 -2.717061
wb_dma/wire_dma_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel_checker/input_ch_sel_r -0.794892 -1.098568 0.000428 -0.670521 -1.151711 1.280418 -0.096558 -0.612511 1.414788 -1.176076 1.933760 -0.272790 -1.052984 -2.101414 0.458647 -0.452522 1.027018 3.766278 1.818450 2.069887
wb_dma_ch_sel/assign_119_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_inc30r/input_in -4.540158 -3.057783 -0.629497 -0.410732 1.985433 -1.415934 3.919283 0.704047 -0.287188 1.071667 3.149520 2.552537 0.023908 3.135888 -0.299138 -1.161843 1.979518 1.800664 2.880456 2.666877
wb_dma_ch_pri_enc/inst_u15 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u14 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u17 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/wire_dma_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_pri_enc/inst_u11 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u10 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u13 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u12 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u19 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u18 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/assign_110_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_rf/inst_u30 -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -2.076593 -1.131642 -1.381055 -1.678391 -1.875650 -0.206345 2.693200 -2.659613 0.162769 0.153110 2.125119 -1.289619 -0.724622 -4.058389 1.553344 0.373608 2.782136 3.046737 0.461927 2.835925
wb_dma/wire_pointer3 -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_ch_pri_enc/wire_pri6_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_rf/assign_6_csr_we 1.954888 1.164856 2.865030 -2.696606 -0.938366 0.068920 1.966876 -2.476547 2.293564 -1.639353 -1.705323 0.774920 -0.275525 -2.582993 0.954640 -0.727184 -1.299829 3.683580 -0.892460 -2.517803
wb_dma_de/assign_82_rd_ack -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_ch_sel/assign_96_valid 2.426769 0.143712 -0.661943 -4.081485 -3.209367 -2.869113 4.604376 0.050116 -0.783194 1.063123 -1.838146 0.158087 -0.529578 -1.683457 -1.065461 4.169628 2.827939 2.177312 2.991229 -2.747735
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/reg_next_ch -1.477881 -0.935028 -0.141361 -0.954295 -0.937857 0.891304 1.219173 -3.292841 -0.828705 1.318078 -0.920670 2.477775 -0.207260 -3.208508 0.752793 2.878325 0.861171 0.595713 -0.892028 -2.691893
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.502223 -0.770106 -0.673111 1.251633 -1.958205 1.578249 -3.515896 -0.431983 2.186977 -0.508024 -1.425717 -5.184345 -0.607933 -2.348482 -0.989310 1.637472 -0.633804 0.025647 -0.718983 -1.540992
assert_wb_dma_ch_arb -1.207307 -1.497764 3.318364 0.156540 0.084058 -1.020501 0.923921 2.300965 1.462831 0.532363 -0.235609 -3.631984 -1.899140 1.313120 -2.110602 1.704918 1.330546 -0.593696 -0.258820 -4.581645
wb_dma/wire_csr 1.856880 -0.386616 3.609352 -1.082501 -1.003597 1.748643 -2.291898 0.403310 -0.477514 -0.353575 -2.009021 0.088698 1.077725 -0.925070 0.594686 4.165945 -3.497258 0.175491 3.281492 -6.220327
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_wb_if/input_mast_din -0.765414 -1.165746 -1.094271 1.543390 -0.206474 2.449044 -4.836260 0.782490 1.866741 1.016288 0.559114 -2.158570 0.418540 -0.180903 -1.363479 2.337683 -0.218118 0.963608 2.409499 -0.423717
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_ch_rf/reg_sw_pointer_r -0.963403 1.248953 0.413391 0.147650 -3.524282 0.940910 1.716796 -5.577467 -2.363128 -0.863153 -1.082981 1.060534 -0.670781 -2.025099 0.265326 2.388291 2.279093 1.623432 -2.268571 -2.893496
wb_dma_ch_sel/assign_142_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_rf -1.748643 3.703030 1.164558 -1.688056 -0.728329 -1.596751 3.315668 -1.889752 -1.873172 0.664772 -0.803817 0.060783 1.655768 0.427564 0.854921 0.699433 1.354946 -1.512107 1.010890 -0.972819
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.366193 -2.562762 1.694311 1.228585 3.193004 -1.017103 -1.381989 1.118585 -1.108396 3.911473 -0.586770 0.181047 0.893640 1.602584 0.007385 -1.957579 0.497857 1.322905 -0.498065 -2.518614
wb_dma_de/reg_chunk_cnt -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -3.232961 2.241988 3.412191 0.992531 2.232335 1.416166 -2.310447 0.969093 0.092284 3.156448 -2.606238 2.406827 0.393757 1.558919 -2.250154 2.549602 0.622584 -1.248890 2.045570 -5.632418
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -3.036447 2.602539 2.409140 1.073517 1.040718 0.237859 -2.204755 1.382623 -0.113929 1.955155 -3.404392 1.540348 -0.208245 2.930361 -3.827155 2.847441 0.504910 -1.917685 1.617358 -5.642636
wb_dma/input_wb0m_data_i 1.817810 3.584413 0.964446 -3.511413 -3.345623 -0.344765 0.852896 1.065827 1.782278 -2.801560 4.043568 -4.436117 -1.000416 -3.502701 -0.335040 1.406248 1.717729 1.027891 5.346804 2.537875
wb_dma_de/always_15/stmt_1 -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
wb_dma/wire_ch7_csr -1.731064 0.501980 0.488282 -0.975593 -0.980990 -0.200702 1.696550 -1.095829 -1.526140 -0.506924 -1.768149 0.931813 0.238447 0.362084 0.585096 5.065617 -1.135212 -1.355858 1.222379 -2.126809
wb_dma/input_wb0_ack_i -0.218524 -0.910170 -2.324543 -1.428848 -1.070140 2.591261 -0.766455 -0.705376 2.177006 -1.174520 -0.071601 2.442004 -1.532414 -3.142948 0.975039 6.297719 -0.668261 2.758858 2.161684 2.607299
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.755077 -0.060207 1.559861 -0.384424 -1.265808 -1.874521 2.380836 1.845971 0.548548 -1.377939 1.743853 -4.417017 -1.575666 2.134903 -1.915116 2.197399 1.537496 -1.546129 0.769476 -1.423756
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.390571 0.203510 3.566563 -0.161713 -1.090041 -0.016587 -0.933720 2.018374 1.893901 -0.144796 0.882634 -4.760903 -1.833888 -0.863661 -2.091853 0.456750 1.701814 0.454359 0.988272 -3.618033
wb_dma_ch_sel/assign_125_de_start -0.625155 0.463690 -0.975399 -1.064769 -1.598648 -0.967305 0.928440 -1.905961 -0.886551 1.546735 -0.143131 -0.063509 -1.853830 -4.332600 -1.428280 1.746935 2.811716 -2.373359 -2.293873 -2.573477
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma_ch_sel/input_dma_busy -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_inc30r -2.785579 -3.275170 0.512674 1.473486 2.011448 -0.243089 1.379894 3.188122 -0.804612 2.086064 1.800473 1.336337 1.002468 5.301518 -1.261052 0.629110 1.042020 -0.521968 2.647236 -0.676709
wb_dma_ch_sel/always_45/case_1 -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_sel/assign_117_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -2.358437 -1.565536 -2.006038 -0.334835 -2.648404 1.612661 0.330856 -2.956552 0.198574 -0.668330 2.747187 -2.098824 -0.746387 -3.863238 1.212059 2.555474 1.972134 2.144501 0.957562 2.443940
wb_dma/wire_ch3_adr0 -0.567408 -3.813115 1.592791 -0.456124 2.911140 -0.577673 2.791554 1.463651 1.464409 0.351716 2.449630 1.931992 0.156016 2.978264 0.648118 -1.286449 -0.635206 1.854208 0.428940 0.040631
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_de/always_6/if_1/if_1/cond -0.297570 -1.835476 -0.612849 2.114074 -0.285881 0.310364 -3.389271 0.479556 0.005045 2.400375 -1.708643 -4.751289 0.426489 -0.684816 -0.820768 2.163812 -0.111027 -2.280128 -2.193869 -3.195234
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_ch_sel/always_48 -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_ch_sel/always_43 -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_ch_sel/always_42 1.856880 -0.386616 3.609352 -1.082501 -1.003597 1.748643 -2.291898 0.403310 -0.477514 -0.353575 -2.009021 0.088698 1.077725 -0.925070 0.594686 4.165945 -3.497258 0.175491 3.281492 -6.220327
wb_dma_ch_sel/always_40 -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_ch_sel/always_47 -1.842369 -3.174816 -1.349487 0.874188 0.855984 -0.709159 0.389342 0.068475 -1.256127 3.327603 2.121564 0.474423 0.135611 0.490281 -0.999547 0.135660 2.939706 -0.194176 -0.174849 -0.799841
wb_dma_ch_sel/always_46 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_ch_sel/always_45 -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_ch_sel/always_44 -0.701676 -1.181171 2.111785 -2.242294 1.382794 -1.889116 3.747368 -0.198408 0.272830 -1.123543 4.055826 -0.070538 -0.276252 0.875284 1.538174 -1.236519 0.202478 2.691118 2.458253 1.962011
wb_dma_ch_sel/assign_152_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_rf/input_ndnr -4.901415 -1.941632 -0.836086 1.219613 -0.423755 1.141755 0.043067 -0.686627 2.163436 -1.555042 -2.419515 -1.031952 -1.509929 1.899767 -1.072063 4.337362 -1.161826 -0.033845 -0.081072 -1.145588
wb_dma_de/always_4/if_1/stmt_1 -2.191700 -2.171553 0.834102 -0.337973 -0.906779 -0.273179 0.654782 -0.896800 2.119817 0.423830 -2.768508 -3.091408 -1.466242 -2.220060 -0.603580 2.118535 -0.002592 0.811813 -2.036164 -3.538723
wb_dma_wb_if/wire_wb_addr_o -0.807665 -1.963726 0.055413 1.132043 -0.574441 -1.237389 0.324101 3.062598 -0.055035 -0.646843 2.307087 -3.962296 -0.986611 3.421121 -1.878447 1.204444 1.271966 -1.132720 1.114706 0.156214
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_sel/assign_111_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_wb_slv/assign_2_pt_sel 1.587935 -0.849764 1.200920 3.674886 0.303479 5.732773 -4.405488 2.641078 2.952578 -2.000678 2.103908 -0.246948 -1.207841 0.630331 -1.712831 -0.378289 -1.058900 -4.471346 1.857655 -3.254653
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -2.769116 -0.979402 -1.800244 -0.188703 -1.715515 -1.239929 2.012269 -3.621028 -1.236193 1.672444 0.504224 -2.526019 0.545164 -1.489623 -0.275314 2.863819 2.202877 -0.662498 -1.593859 -1.313712
wb_dma_ch_sel/assign_144_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_de/input_pointer -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -1.839683 -2.627454 -0.409017 -0.056940 -2.301542 2.331388 0.101803 -1.324181 0.805878 -2.418984 2.765500 -2.036383 -1.099486 -1.756512 1.319239 4.751755 -0.207197 2.085793 1.884895 1.403427
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -0.305917 -1.893126 -2.084104 -2.803342 -1.214705 -0.452373 2.863958 -3.380138 1.389539 0.445121 2.230418 -0.232426 0.689089 -3.723735 1.464006 0.491478 1.040745 4.158693 1.108440 2.228434
wb_dma_ch_rf/input_wb_rf_adr -0.620453 0.846341 0.656532 -0.508128 -6.185186 4.849543 3.096524 3.795839 0.849898 1.514594 0.180105 -0.211674 4.518178 -1.272336 -3.577268 -0.835938 1.370014 0.393720 0.930534 -0.123015
wb_dma_ch_sel/input_pointer0 -5.057852 -2.497519 -1.247144 0.579804 0.508182 0.788460 1.247414 -0.718297 3.453775 -1.522756 -1.544798 0.831421 -1.924073 1.525458 -1.327490 0.811119 -0.381405 1.841903 -0.131879 0.505164
wb_dma_ch_sel/input_pointer1 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma_ch_sel/input_pointer2 -0.794892 -1.098568 0.000428 -0.670521 -1.151711 1.280418 -0.096558 -0.612511 1.414788 -1.176076 1.933760 -0.272790 -1.052984 -2.101414 0.458647 -0.452522 1.027018 3.766278 1.818450 2.069887
wb_dma_ch_sel/input_pointer3 -0.604831 -3.764915 -0.969905 -1.486730 0.668121 0.829985 0.900986 -1.341364 2.901731 -0.812311 0.228197 1.553238 -0.136124 -1.220636 1.243756 0.826827 -2.111115 4.059035 0.673841 0.937822
wb_dma_de/reg_chunk_0 -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_sel/assign_151_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_sel/assign_138_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_sel/reg_am0 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma/assign_2_dma_req -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -4.364164 -1.225242 1.407611 0.739122 0.749797 1.242660 2.579652 -0.197237 1.418739 -1.888899 -1.110642 3.710435 -2.569664 1.482718 -0.175294 -1.835511 0.855146 1.817814 -0.628412 0.308308
wb_dma_ch_rf/wire_ch_csr 0.796386 1.795688 1.035585 -2.282926 0.852832 -1.932035 2.854829 -0.135112 0.177871 0.923272 -0.931033 0.439279 1.306741 0.410223 -0.550663 3.194129 -1.470187 -3.807460 0.891717 -3.673007
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.518963 -2.418851 0.017684 0.025450 -0.315277 -0.230924 -0.015237 1.013282 -1.023821 0.987960 5.098542 -1.333445 0.637786 1.693091 -0.675159 -0.343377 2.679857 2.527742 4.762153 1.419945
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_sel/assign_118_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_ch_rf/input_de_adr1_we -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_wb_mast/input_mast_din -0.765414 -1.165746 -1.094271 1.543390 -0.206474 2.449044 -4.836260 0.782490 1.866741 1.016288 0.559114 -2.158570 0.418540 -0.180903 -1.363479 2.337683 -0.218118 0.963608 2.409499 -0.423717
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -3.279930 3.684614 -0.098451 -0.347407 -0.138851 0.799791 3.573165 -3.671356 2.889343 -1.051031 0.598696 -0.669246 3.176205 4.779123 -0.193211 1.679663 0.330292 1.529624 2.348161 0.902149
wb_dma_de/always_2/if_1/stmt_1 -0.701676 -1.181171 2.111785 -2.242294 1.382794 -1.889116 3.747368 -0.198408 0.272830 -1.123543 4.055826 -0.070538 -0.276252 0.875284 1.538174 -1.236519 0.202478 2.691118 2.458253 1.962011
wb_dma_de/assign_65_done/expr_1 -1.674710 -1.115242 0.268530 0.520208 -1.005509 1.748280 -1.186524 -1.263195 1.641253 -0.270377 -2.692353 0.297213 -2.063137 -2.632113 -0.873108 1.754627 -0.043677 0.168381 -1.933063 -3.167043
wb_dma_ch_sel/reg_de_start_r -2.143681 0.568995 0.183623 -0.760896 -1.998901 -0.654448 2.384952 -2.670594 -1.371093 1.209528 -1.040665 -0.404443 -1.012193 -2.788480 -0.412859 2.680390 2.793889 -0.935263 -1.745158 -2.819255
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/input_dma_rest 0.110793 -4.277434 -1.857601 -0.849701 1.804094 1.004429 -0.579591 -0.011870 2.421548 1.341519 1.838664 1.785488 1.076158 -0.457153 0.493117 -0.451255 -1.346471 2.396731 2.066512 0.668774
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -2.165481 -3.153438 -2.372659 -0.992982 1.702993 0.192924 0.639946 -0.927560 4.960563 -0.849348 -1.472200 2.086039 -0.602304 0.884081 -1.303174 0.258744 -2.507500 2.898932 0.259517 0.528710
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_de/wire_de_csr -1.818959 -3.742083 -1.866570 -0.186982 -0.040449 1.973695 -0.738620 -1.550043 1.949794 -0.601295 -0.267261 0.671814 0.175633 -1.147972 1.386305 2.630487 -2.128131 2.540538 0.971916 0.771753
wb_dma_ch_sel/reg_ndnr -4.901415 -1.941632 -0.836086 1.219613 -0.423755 1.141755 0.043067 -0.686627 2.163436 -1.555042 -2.419515 -1.031952 -1.509929 1.899767 -1.072063 4.337362 -1.161826 -0.033845 -0.081072 -1.145588
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_sel/reg_txsz -3.612438 0.747464 -1.673181 1.572835 -1.136449 1.799855 -1.727132 -1.573277 1.441112 -0.233037 -3.582856 -0.218841 -1.924538 -2.272768 -1.104214 0.498451 0.837618 -1.077196 -2.181581 -0.547238
wb_dma_rf/always_1/case_1/stmt_10 -1.770371 0.935554 0.593741 1.757604 -1.546391 1.209202 -1.139021 0.678769 1.464902 -0.625201 0.188311 -3.463138 -1.297039 0.274408 -1.023157 -1.931184 2.827612 2.436794 -0.209878 1.853654
wb_dma_ch_pri_enc/inst_u28 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u29 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma/wire_de_adr1 -2.397385 -1.828531 -0.998250 1.598227 1.324809 0.287403 -0.724891 1.272524 2.027462 0.051935 -0.345437 -0.102389 -0.861311 2.503901 -1.793387 -1.167976 0.115964 0.073806 -0.200233 0.398506
wb_dma_ch_arb/always_2/block_1/case_1 -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_de/always_18/stmt_1/expr_1 -0.752861 -2.833064 -3.317267 0.299492 -1.001277 -1.671002 0.414594 2.997025 0.233905 0.106800 0.875915 -4.425533 -1.196832 0.594056 -0.074392 2.472138 1.458393 0.236048 0.514456 4.368357
wb_dma_ch_arb/always_1/if_1 -4.033820 0.265554 0.606396 -0.410993 -0.363294 0.444067 3.574207 -1.315704 1.243925 -3.772163 -0.394727 3.254950 -1.674012 3.743179 -1.433184 3.324232 -1.189933 -0.885223 1.168370 -1.230834
wb_dma_ch_pri_enc/inst_u20 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u21 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u22 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u23 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u24 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u25 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u26 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_pri_enc/inst_u27 -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma/wire_dma_busy -0.279600 -1.260507 -0.234115 -0.513202 2.370515 -0.085283 1.976727 -2.054280 4.514269 1.951518 -2.531727 -1.621409 2.111303 -2.131428 1.252091 -4.405573 -1.853814 0.185410 -3.935554 -1.179530
wb_dma_ch_sel/reg_ack_o -1.615547 -2.179918 -2.656437 -1.354117 -1.419508 1.275482 0.898497 -3.748330 1.449624 -0.568658 2.404491 -0.499843 0.598714 -3.125951 1.359759 2.025573 -0.121091 2.553229 1.326082 2.029134
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_rf/reg_csr_r 3.710887 0.454605 2.064523 -3.985488 -1.095692 -1.057326 1.548461 -1.315783 1.620539 -1.582136 0.163047 1.876457 -2.217020 -4.288129 0.166602 0.204983 -0.452591 2.757774 -1.102209 -2.215122
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.246340 -1.602516 4.122228 -1.951609 0.434658 -1.914090 3.173604 1.383084 0.980720 1.083913 1.613554 -3.051438 -0.609417 0.109051 -0.480659 1.864775 1.057998 0.558672 0.738503 -4.240619
assert_wb_dma_ch_sel -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_rf/always_27/stmt_1/expr_1 -1.321766 0.417045 -0.134897 -1.619067 -2.670258 0.035164 2.753845 -4.167658 -0.838961 -0.288255 -1.215892 0.763647 -0.777540 -3.409741 0.286441 4.032825 1.086331 -0.018689 -1.486805 -2.884018
wb_dma_ch_sel/inst_ch2 -0.794892 -1.098568 0.000428 -0.670521 -1.151711 1.280418 -0.096558 -0.612511 1.414788 -1.176076 1.933760 -0.272790 -1.052984 -2.101414 0.458647 -0.452522 1.027018 3.766278 1.818450 2.069887
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_ch_sel/assign_122_valid -1.094853 -1.649018 1.537446 -1.725724 -0.658068 -1.085524 2.374833 -1.131459 1.319153 0.672663 -0.945970 -2.747510 -0.392058 -1.993798 0.152711 3.046706 -0.121913 0.632789 -0.704312 -3.486945
wb_dma_rf/wire_dma_abort -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_de/assign_67_dma_done_all/expr_1 -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
wb_dma_de/always_4/if_1/cond -1.131833 -0.933744 1.691286 -0.214285 -0.620496 0.473153 0.324034 -0.579636 1.765487 0.485224 -2.243134 -0.248136 -2.401251 -2.862150 -1.328348 0.076894 1.178648 0.255363 -2.396041 -4.203915
wb_dma_de/always_3/if_1/if_1/stmt_1 -2.930440 -2.227484 -1.488226 2.838068 0.976202 0.345312 -2.080074 1.586418 -0.228927 2.141867 1.393690 -0.121368 -0.343270 3.628774 -3.258089 0.294101 2.244902 -2.013462 1.075356 -1.639112
wb_dma_wb_slv/always_3/stmt_1/expr_1 -3.025604 4.418356 1.168701 -0.423932 -0.412639 1.629655 3.871342 -2.370423 2.293226 -1.807140 -0.254212 2.208947 1.253420 3.859645 -0.129465 1.510229 1.198028 1.308054 2.446748 0.575520
wb_dma_ch_sel/assign_156_req_p0 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
assert_wb_dma_ch_arb/input_advance -1.207307 -1.497764 3.318364 0.156540 0.084058 -1.020501 0.923921 2.300965 1.462831 0.532363 -0.235609 -3.631984 -1.899140 1.313120 -2.110602 1.704918 1.330546 -0.593696 -0.258820 -4.581645
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.732770 -1.843727 1.639017 -1.982365 -0.093096 -1.261926 2.860848 0.396442 0.922432 0.074094 3.160828 -1.877603 -0.337842 -0.911981 0.497995 0.109175 1.105861 2.068068 1.104401 -0.125269
wb_dma_ch_rf/reg_ch_tot_sz_r -2.982107 -0.627731 -2.969272 2.146215 0.410462 0.101934 -2.783313 -1.438196 1.376883 2.698009 -4.061256 -4.291087 1.154935 -0.912938 -0.564465 0.825061 -0.656702 -2.375317 -3.112387 -1.042918
wb_dma_ch_rf/wire_ch_adr0 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_ch_rf/wire_ch_adr1 -3.521258 1.323883 -1.919391 1.304385 -1.508596 -0.812597 -0.274934 0.622445 2.025511 -1.812569 -0.369168 -2.992634 -2.593222 1.490208 -3.401825 -2.049127 2.505939 0.555575 -0.809896 3.104913
wb_dma/wire_ch0_adr0 1.109849 -1.300319 2.497565 -2.711920 -0.228994 -0.507531 1.752244 1.478135 0.689052 0.859860 4.259803 -2.226122 1.210694 -0.727946 0.892902 1.817807 0.887402 3.347268 5.018882 0.002015
wb_dma/wire_ch0_adr1 -0.757501 -1.074494 -0.530650 0.680883 -1.130457 -1.617791 0.941173 1.786705 0.232042 -0.513413 1.489850 -4.164475 -1.513465 1.107203 -1.465883 -0.667972 2.363997 -0.248325 -0.572693 1.287217
wb_dma_ch_pri_enc/wire_pri24_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma/input_dma_rest_i 0.110793 -4.277434 -1.857601 -0.849701 1.804094 1.004429 -0.579591 -0.011870 2.421548 1.341519 1.838664 1.785488 1.076158 -0.457153 0.493117 -0.451255 -1.346471 2.396731 2.066512 0.668774
wb_dma_inc30r/assign_1_out 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_ch_sel/assign_133_req_p0 -2.481051 0.751797 1.552697 -0.600291 -1.420031 -2.133773 4.357250 -0.047976 0.877823 -3.167836 -2.728603 -3.546641 -1.408735 2.136701 -0.241917 1.877673 -1.084763 -1.669052 -1.598871 -1.309409
wb_dma_ch_rf/always_23 -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_inc30r/reg_out_r -5.280955 -1.876371 -0.757297 1.975463 0.981405 -0.940807 -1.777676 0.806883 -2.520542 2.904261 1.223628 -1.936797 0.881948 2.217482 -1.735824 -1.958526 2.220737 -0.992889 4.392528 -0.633638
wb_dma/wire_pointer2 -0.794892 -1.098568 0.000428 -0.670521 -1.151711 1.280418 -0.096558 -0.612511 1.414788 -1.176076 1.933760 -0.272790 -1.052984 -2.101414 0.458647 -0.452522 1.027018 3.766278 1.818450 2.069887
wb_dma_ch_rf/always_20 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma/wire_pointer0 -5.057852 -2.497519 -1.247144 0.579804 0.508182 0.788460 1.247414 -0.718297 3.453775 -1.522756 -1.544798 0.831421 -1.924073 1.525458 -1.327490 0.811119 -0.381405 1.841903 -0.131879 0.505164
wb_dma/wire_pointer1 -3.009395 -3.335026 -0.050048 -0.330946 -0.600756 1.157564 1.145669 -1.122580 2.683294 -1.214908 -0.193017 -0.314613 -1.924095 -1.305022 0.080866 1.584243 0.018583 2.991543 -0.109602 -0.296835
wb_dma/wire_mast0_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_rf/always_26 -0.963403 1.248953 0.413391 0.147650 -3.524282 0.940910 1.716796 -5.577467 -2.363128 -0.863153 -1.082981 1.060534 -0.670781 -2.025099 0.265326 2.388291 2.279093 1.623432 -2.268571 -2.893496
wb_dma_de/always_23/block_1/case_1/block_5 -1.254424 0.911395 1.801871 -0.109181 3.834080 0.675574 -2.623295 -0.620031 1.095003 3.857614 -3.224949 3.757814 0.467602 -0.196702 -0.482799 2.946874 -0.848674 1.946167 -0.382071 -3.353422
wb_dma_ch_sel/assign_144_req_p0/expr_1 -1.175599 -0.148904 1.158427 -1.702235 -1.819833 -1.894647 3.250740 -0.813482 0.820589 -0.559407 -0.438703 -3.764357 -1.271723 -1.365607 -0.704130 2.925620 1.076424 -0.321593 -0.813040 -2.380649
wb_dma_ch_rf/wire_ch_am0_we 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma_ch_rf/always_25 -1.839149 -1.767668 -0.498346 2.038341 0.409803 -0.510378 -0.052785 -1.080572 -2.189598 3.028888 2.152547 0.144925 0.211836 1.352908 -1.112848 -2.284784 4.126210 1.146335 -1.054210 -0.487017
wb_dma/wire_dma_rest 0.110793 -4.277434 -1.857601 -0.849701 1.804094 1.004429 -0.579591 -0.011870 2.421548 1.341519 1.838664 1.785488 1.076158 -0.457153 0.493117 -0.451255 -1.346471 2.396731 2.066512 0.668774
wb_dma_wb_mast/input_mast_adr -0.807665 -1.963726 0.055413 1.132043 -0.574441 -1.237389 0.324101 3.062598 -0.055035 -0.646843 2.307087 -3.962296 -0.986611 3.421121 -1.878447 1.204444 1.271966 -1.132720 1.114706 0.156214
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.965252 -3.265594 1.774394 -0.284708 0.442428 0.779810 3.473057 -0.658568 0.764408 -1.622596 -0.124928 1.704653 -1.185629 0.970011 2.194046 0.532901 -0.285999 3.787785 0.460529 0.955845
wb_dma_ch_sel/always_44/case_1 -0.701676 -1.181171 2.111785 -2.242294 1.382794 -1.889116 3.747368 -0.198408 0.272830 -1.123543 4.055826 -0.070538 -0.276252 0.875284 1.538174 -1.236519 0.202478 2.691118 2.458253 1.962011
wb_dma/wire_ch0_am0 1.421734 -1.990199 1.929662 -0.651466 1.030882 -0.319735 -0.982343 3.749377 0.924489 2.928005 1.256146 -2.444996 1.083520 0.110672 -0.517631 0.945775 0.595333 1.395406 2.678703 -1.693141
wb_dma/wire_ch0_am1 -1.842369 -3.174816 -1.349487 0.874188 0.855984 -0.709159 0.389342 0.068475 -1.256127 3.327603 2.121564 0.474423 0.135611 0.490281 -0.999547 0.135660 2.939706 -0.194176 -0.174849 -0.799841
wb_dma_ch_rf/always_19/if_1 0.772318 -1.937965 0.220135 1.006864 0.174761 -0.226672 -1.992483 0.710319 -0.056862 2.582800 -1.195167 -3.019126 0.473180 -1.836126 0.129441 -1.336400 0.549746 0.353704 -1.967687 -1.756079
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.845453 -1.647049 3.412083 -2.492296 1.952011 -1.823929 3.434686 1.295673 -0.067170 1.589419 2.603416 -0.186283 1.581106 0.938886 1.667413 -0.084533 -0.056379 2.901897 2.647424 -0.650434
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 1.347900 2.304622 0.369706 -3.984471 -0.379191 -3.319068 0.701249 3.388070 1.820604 1.088373 -7.140340 1.021417 -1.538965 -1.101180 -2.415548 2.972271 -0.351121 4.219118 2.533570 -1.032005
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.785227 -3.314296 -3.073019 -0.324996 0.475313 -0.493708 -0.326668 2.877573 1.218471 1.192835 1.374398 -2.284947 -0.456870 -0.199509 0.612213 2.770801 0.681815 1.208927 2.219061 4.228337
wb_dma_de/always_3/if_1 -2.871882 -1.474000 -2.479357 2.294559 -0.068810 -0.962328 -0.413848 1.286134 -0.246820 1.085303 1.874897 -1.534246 -1.015766 3.299335 -3.620725 -0.138961 3.111498 -2.417331 0.010562 0.080792
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/assign_16_ch_adr1_we -2.737015 -0.542793 -2.311259 1.268921 -0.620367 -1.333640 0.977909 0.895872 1.612997 -1.152966 -0.158591 -2.626200 -2.046868 1.890463 -2.497198 -1.345515 1.917690 -0.821015 -1.537084 2.191356
wb_dma_wb_if/wire_wbm_data_o 0.676333 -1.593104 0.828013 1.626126 2.701555 -0.576509 -0.757768 4.218345 2.793449 1.351109 2.806487 -3.045335 0.024716 3.014156 -1.719355 -3.765345 1.248340 -0.647393 1.708188 0.679365
wb_dma_ch_pri_enc/wire_pri_out_tmp -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_ch_sel/always_2/stmt_1/expr_1 -2.908218 -2.480931 2.120222 0.347936 -0.116240 -0.528008 1.520853 1.156712 2.197012 -0.224977 -1.334325 -2.849954 -2.346510 1.231852 -1.915964 2.621285 0.657230 -0.319639 -1.021311 -4.169038
wb_dma_ch_sel/always_48/case_1/stmt_1 -4.460199 -1.079654 -0.567836 -0.099341 -0.062183 -0.267648 3.228394 -2.264959 1.403099 -2.914018 0.381916 0.695909 0.216784 4.903645 -1.328411 4.302119 -2.213930 -0.896658 1.350978 -1.258512
wb_dma_ch_sel/always_48/case_1/stmt_2 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
assert_wb_dma_ch_arb/input_grant0 -1.207307 -1.497764 3.318364 0.156540 0.084058 -1.020501 0.923921 2.300965 1.462831 0.532363 -0.235609 -3.631984 -1.899140 1.313120 -2.110602 1.704918 1.330546 -0.593696 -0.258820 -4.581645
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_pri_enc/wire_pri18_out -1.726662 -2.103861 0.605739 0.047560 -0.210972 1.887110 0.072300 -0.848947 2.272719 -0.705437 -0.628661 2.156780 -2.564661 -2.374771 -0.443765 -0.885105 0.831729 2.432287 -1.091987 -1.117325
wb_dma_de/assign_6_adr0_cnt_next -0.366193 -2.562762 1.694311 1.228585 3.193004 -1.017103 -1.381989 1.118585 -1.108396 3.911473 -0.586770 0.181047 0.893640 1.602584 0.007385 -1.957579 0.497857 1.322905 -0.498065 -2.518614
wb_dma_ch_rf/reg_ch_err -2.099881 -0.721686 2.120165 -1.626647 -0.805133 0.393986 3.226364 -0.929461 1.801739 -1.562462 0.258479 1.502319 -2.632637 -1.189542 -0.788193 1.927073 1.102543 1.288685 0.318106 -2.407685
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -3.066754 -4.126238 0.506667 0.667803 0.385429 0.590559 0.794018 0.177575 2.648334 -0.119403 -1.112823 -1.084696 -2.003822 0.036567 -0.625195 0.905038 0.112463 1.673486 -1.483338 -1.885114
wb_dma_wb_slv/input_wb_addr_i 2.312995 5.611512 4.019534 -1.741159 -2.162560 1.724265 -0.758728 -1.053262 1.148823 -1.874368 5.216676 -0.381709 -0.819195 -2.752411 -2.615303 -2.846955 2.963521 1.008784 4.658814 -1.790602
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.208713 -1.386438 1.191519 0.988531 0.528030 1.568005 -1.669392 1.292348 1.055846 0.656507 0.219844 1.633926 -1.884791 -1.354095 -0.945740 -2.856239 1.610055 1.350135 -0.782884 -1.114995
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 -1.932910 -1.975464 -0.655275 0.649492 -1.052789 0.815164 -1.391693 -0.938826 1.377772 0.001462 -2.648867 -2.751007 -0.609087 -1.306404 -0.208417 3.605422 -1.218204 0.093045 -1.186572 -2.214780
