// Seed: 1673287251
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output reg id_1,
    output id_2
    , id_10,
    input id_3,
    output logic id_4,
    output id_5,
    output logic id_6,
    input logic id_7,
    output id_8,
    input id_9
);
  generate
    initial begin
      if (1) id_1 <= id_9;
      else id_2 <= #1 1;
    end
  endgenerate
endmodule
