project -load "C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/synthesis/sccb_design_syn.prj"
project -run
project -save
