{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765144535142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765144535142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  8 03:25:35 2025 " "Processing started: Mon Dec  8 03:25:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765144535142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144535142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off combined_top -c combined_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off combined_top -c combined_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144535143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765144535398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765144535398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/baudrate_mav.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/baudrate_mav.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate_mav " "Found entity 1: baudrate_mav" {  } { { "RTL/RTL_Mavishan/baudrate_mav.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/baudrate_mav.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "RTL/RTL_Linuka/uart/uart.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/uart/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/uart/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "RTL/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/uart/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/uart/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "RTL/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/uart/buadrate.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/uart/buadrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "RTL/RTL_Linuka/uart/buadrate.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/buadrate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541671 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "target_port.sv(70) " "Verilog HDL information at target_port.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/RTL_Linuka/target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/target_port.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765144541672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/target_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/target_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 target_port " "Found entity 1: target_port" {  } { { "RTL/RTL_Linuka/target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/target_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/target.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/target.sv" { { "Info" "ISGN_ENTITY_NAME" "1 target " "Found entity 1: target" {  } { { "RTL/RTL_Linuka/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/target.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/system_top_with_bus_bridge_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/system_top_with_bus_bridge_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge_b " "Found entity 1: system_top_with_bus_bridge_b" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_b.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/system_top_with_bus_bridge_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/system_top_with_bus_bridge_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge_a " "Found entity 1: system_top_with_bus_bridge_a" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/system_top_with_bus_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/system_top_with_bus_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge " "Found entity 1: system_top_with_bus_bridge" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "RTL/RTL_Linuka/system_top.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541678 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "split_target_port.sv(81) " "Verilog HDL information at split_target_port.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/RTL_Linuka/split_target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/split_target_port.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765144541679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/split_target_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/split_target_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_target_port " "Found entity 1: split_target_port" {  } { { "RTL/RTL_Linuka/split_target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/split_target_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/split_target.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/split_target.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_target " "Found entity 1: split_target" {  } { { "RTL/RTL_Linuka/split_target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/split_target.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541680 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "initiator.sv(70) " "Verilog HDL information at initiator.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765144541681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/initiator.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/initiator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initiator " "Found entity 1: initiator" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541681 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "init_port.sv(120) " "Verilog HDL information at init_port.sv(120): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/RTL_Linuka/init_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/init_port.sv" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765144541682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/init_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/init_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 init_port " "Found entity 1: init_port" {  } { { "RTL/RTL_Linuka/init_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/init_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus_bridge_target_uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge_target_uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_target_uart_wrapper " "Found entity 1: bus_bridge_target_uart_wrapper" {  } { { "RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541683 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bus_bridge_target_if.sv(88) " "Verilog HDL information at bus_bridge_target_if.sv(88): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/RTL_Linuka/bus_bridge_target_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_if.sv" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765144541684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus_bridge_target_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge_target_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_target_if " "Found entity 1: bus_bridge_target_if" {  } { { "RTL/RTL_Linuka/bus_bridge_target_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_if.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus_bridge_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file rtl/rtl_linuka/bus_bridge_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_bridge_pkg (SystemVerilog) " "Found design unit 1: bus_bridge_pkg (SystemVerilog)" {  } { { "RTL/RTL_Linuka/bus_bridge_pkg.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus_bridge_initiator_uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge_initiator_uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_initiator_uart_wrapper " "Found entity 1: bus_bridge_initiator_uart_wrapper" {  } { { "RTL/RTL_Linuka/bus_bridge_initiator_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_initiator_uart_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus_bridge_initiator_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge_initiator_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_initiator_if " "Found entity 1: bus_bridge_initiator_if" {  } { { "RTL/RTL_Linuka/bus_bridge_initiator_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_initiator_if.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge " "Found entity 1: bus_bridge" {  } { { "RTL/RTL_Linuka/bus_bridge.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "grant_split GRANT_SPLIT arbiter.sv(9) " "Verilog HDL Declaration information at arbiter.sv(9): object \"grant_split\" differs only in case from object \"GRANT_SPLIT\" in the same scope" {  } { { "RTL/RTL_Linuka/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765144541690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "RTL/RTL_Linuka/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541690 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addr_decoder.sv(62) " "Verilog HDL information at addr_decoder.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/RTL_Linuka/addr_decoder.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/addr_decoder.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765144541691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/addr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/addr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "RTL/RTL_Linuka/addr_decoder.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/addr_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/uart_tx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_tx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_other " "Found entity 1: uart_tx_other" {  } { { "RTL/RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "RTL/RTL_Mavishan/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/uart_rx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_rx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_other " "Found entity 1: uart_rx_other" {  } { { "RTL/RTL_Mavishan/uart_rx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_rx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "RTL/RTL_Mavishan/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/uart_other.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_other " "Found entity 1: uart_other" {  } { { "RTL/RTL_Mavishan/uart_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/uart_mav.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_mav.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mav " "Found entity 1: uart_mav" {  } { { "RTL/RTL_Mavishan/uart_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_mav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/top_with_bb_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/top_with_bb_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_with_bb_v1 " "Found entity 1: top_with_bb_v1" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/slave_with_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_with_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_with_bram " "Found entity 1: slave_with_bram" {  } { { "RTL/RTL_Mavishan/slave_with_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(27) " "Verilog HDL Declaration information at slave_port.v(27): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765144541699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(28) " "Verilog HDL Declaration information at slave_port.v(28): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765144541700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(26) " "Verilog HDL Declaration information at slave_port.v(26): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765144541700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(19) " "Verilog HDL Declaration information at slave_port.v(19): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765144541700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(7) " "Verilog HDL Declaration information at slave_port.v(7): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765144541700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "RTL/RTL_Mavishan/slave_memory_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_memory_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/slave_bram_2k.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_bram_2k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram_2k " "Found entity 1: slave_bram_2k" {  } { { "RTL/RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/slave_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram " "Found entity 1: slave_bram" {  } { { "RTL/RTL_Mavishan/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "RTL/RTL_Mavishan/mux3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "RTL/RTL_Mavishan/mux2.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(37) " "Verilog HDL Declaration information at master_port.v(37): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765144541706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765144541706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765144541706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/master_bram_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/master_bram_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_bram " "Found entity 1: master_bram" {  } { { "RTL/RTL_Mavishan/master_bram_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_bram_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "RTL/RTL_Mavishan/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/demo_top_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/demo_top_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bb " "Found entity 1: demo_top_bb" {  } { { "RTL/RTL_Mavishan/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "RTL/RTL_Mavishan/dec3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/dec3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "RTL/RTL_Mavishan/bus_m2_s3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/bus_bridge_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/bus_bridge_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_slave " "Found entity 1: bus_bridge_slave" {  } { { "RTL/RTL_Mavishan/bus_bridge_slave.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/bus_bridge_master.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/bus_bridge_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master " "Found entity 1: bus_bridge_master" {  } { { "RTL/RTL_Mavishan/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/arbiter_mav.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/arbiter_mav.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_mav " "Found entity 1: arbiter_mav" {  } { { "RTL/RTL_Mavishan/arbiter_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/arbiter_mav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/addr_decoder_mav.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/addr_decoder_mav.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder_mav " "Found entity 1: addr_decoder_mav" {  } { { "RTL/RTL_Mavishan/addr_decoder_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_decoder_mav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/addr_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/addr_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_convert " "Found entity 1: addr_convert" {  } { { "RTL/RTL_Mavishan/addr_convert.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_convert.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/combined_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/combined_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 combined_top_tb " "Found entity 1: combined_top_tb" {  } { { "RTL/combined_top_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/combined_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/combined_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 combined_top " "Found entity 1: combined_top" {  } { { "RTL/combined_top.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144541718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144541718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(16) " "Verilog HDL Parameter Declaration warning at transmitter.v(16): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765144541719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(17) " "Verilog HDL Parameter Declaration warning at transmitter.v(17): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765144541719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(18) " "Verilog HDL Parameter Declaration warning at transmitter.v(18): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765144541719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(19) " "Verilog HDL Parameter Declaration warning at transmitter.v(19): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765144541719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(16) " "Verilog HDL Parameter Declaration warning at receiver.v(16): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765144541719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(17) " "Verilog HDL Parameter Declaration warning at receiver.v(17): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765144541719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(18) " "Verilog HDL Parameter Declaration warning at receiver.v(18): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765144541719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(19) " "Verilog HDL Parameter Declaration warning at receiver.v(19): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765144541719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "combined_top " "Elaborating entity \"combined_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765144541753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_top_with_bus_bridge_a system_top_with_bus_bridge_a:u_system_a " "Elaborating entity \"system_top_with_bus_bridge_a\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\"" {  } { { "RTL/combined_top.sv" "u_system_a" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initiator system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_1 " "Elaborating entity \"initiator\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_1\"" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "u_initiator_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541775 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.data_a 0 initiator.sv(35) " "Net \"write_mem.data_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765144541777 "|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.waddr_a 0 initiator.sv(35) " "Net \"write_mem.waddr_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765144541777 "|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.we_a 0 initiator.sv(35) " "Net \"write_mem.we_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765144541777 "|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initiator system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_2 " "Elaborating entity \"initiator\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_2\"" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "u_initiator_2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541785 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.data_a 0 initiator.sv(35) " "Net \"write_mem.data_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765144541788 "|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.waddr_a 0 initiator.sv(35) " "Net \"write_mem.waddr_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765144541788 "|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.we_a 0 initiator.sv(35) " "Net \"write_mem.we_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765144541788 "|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "target system_top_with_bus_bridge_a:u_system_a\|target:u_target_1 " "Elaborating entity \"target\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|target:u_target_1\"" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "u_target_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_target_uart_wrapper system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target " "Elaborating entity \"bus_bridge_target_uart_wrapper\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\"" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "u_bridge_target" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541814 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus_bridge_target_uart_wrapper.sv(140) " "Verilog HDL Case Statement information at bus_bridge_target_uart_wrapper.sv(140): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765144541815 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_target_if system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|bus_bridge_target_if:u_target_if " "Elaborating entity \"bus_bridge_target_if\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|bus_bridge_target_if:u_target_if\"" {  } { { "RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" "u_target_if" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart " "Elaborating entity \"uart\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\"" {  } { { "RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" "u_target_uart" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|baudrate:uart_baud\"" {  } { { "RTL/RTL_Linuka/uart/uart.v" "uart_baud" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx\"" {  } { { "RTL/RTL_Linuka/uart/uart.v" "uart_Tx" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|receiver:uart_Rx " "Elaborating entity \"receiver\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|receiver:uart_Rx\"" {  } { { "RTL/RTL_Linuka/uart/uart.v" "uart_Rx" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus system_top_with_bus_bridge_a:u_system_a\|bus:bus_a " "Elaborating entity \"bus\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\"" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "bus_a" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541864 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(483) " "Verilog HDL Case Statement information at bus.sv(483): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 483 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765144541867 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(505) " "Verilog HDL Case Statement information at bus.sv(505): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 505 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765144541867 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(514) " "Verilog HDL Case Statement information at bus.sv(514): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 514 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765144541867 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(593) " "Verilog HDL Case Statement information at bus.sv(593): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 593 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765144541868 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(607) " "Verilog HDL Case Statement information at bus.sv(607): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 607 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765144541868 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(638) " "Verilog HDL Case Statement information at bus.sv(638): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 638 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765144541868 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(653) " "Verilog HDL Case Statement information at bus.sv(653): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 653 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765144541868 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init_port system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|init_port:u_init_port_1 " "Elaborating entity \"init_port\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|init_port:u_init_port_1\"" {  } { { "RTL/RTL_Linuka/bus.sv" "u_init_port_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "target_port system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|target_port:u_target_port_1 " "Elaborating entity \"target_port\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|target_port:u_target_port_1\"" {  } { { "RTL/RTL_Linuka/bus.sv" "u_target_port_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_target_port system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|split_target_port:u_split_target_port " "Elaborating entity \"split_target_port\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|split_target_port:u_split_target_port\"" {  } { { "RTL/RTL_Linuka/bus.sv" "u_split_target_port" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|arbiter:u_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|arbiter:u_arbiter\"" {  } { { "RTL/RTL_Linuka/bus.sv" "u_arbiter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541921 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "arbiter.sv(63) " "Verilog HDL Case Statement warning at arbiter.sv(63): incomplete case statement has no default case item" {  } { { "RTL/RTL_Linuka/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765144541922 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter.sv(63) " "Verilog HDL Case Statement information at arbiter.sv(63): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765144541922 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|addr_decoder:u_addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|addr_decoder:u_addr_decoder\"" {  } { { "RTL/RTL_Linuka/bus.sv" "u_addr_decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_top_bb demo_top_bb:u_demo_bb " "Elaborating entity \"demo_top_bb\" for hierarchy \"demo_top_bb:u_demo_bb\"" {  } { { "RTL/combined_top.sv" "u_demo_bb" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_top_bb.v(146) " "Verilog HDL assignment warning at demo_top_bb.v(146): truncated value with size 32 to match size of target (2)" {  } { { "RTL/RTL_Mavishan/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144541936 "|combined_top|demo_top_bb:u_demo_bb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_top_bb.v(151) " "Verilog HDL assignment warning at demo_top_bb.v(151): truncated value with size 32 to match size of target (2)" {  } { { "RTL/RTL_Mavishan/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144541936 "|combined_top|demo_top_bb:u_demo_bb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_with_bb_v1 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus " "Elaborating entity \"top_with_bb_v1\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\"" {  } { { "RTL/RTL_Mavishan/demo_top_bb.v" "bus" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|master_port:master1 " "Elaborating entity \"master_port\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|master_port:master1\"" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "master1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(99) " "Verilog HDL assignment warning at master_port.v(99): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144541949 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(105) " "Verilog HDL assignment warning at master_port.v(105): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144541949 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(120) " "Verilog HDL assignment warning at master_port.v(120): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144541950 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(134) " "Verilog HDL assignment warning at master_port.v(134): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144541950 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(146) " "Verilog HDL assignment warning at master_port.v(146): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144541950 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_master demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master " "Elaborating entity \"bus_bridge_master\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\"" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "bb_master" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bus_bridge_master.v(160) " "Verilog HDL assignment warning at bus_bridge_master.v(160): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144541962 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 bus_bridge_master.v(182) " "Verilog HDL assignment warning at bus_bridge_master.v(182): truncated value with size 17 to match size of target (16)" {  } { { "RTL/RTL_Mavishan/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144541962 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue " "Elaborating entity \"fifo\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\"" {  } { { "RTL/RTL_Mavishan/bus_bridge_master.v" "fifo_queue" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(31) " "Verilog HDL assignment warning at fifo.v(31): truncated value with size 32 to match size of target (3)" {  } { { "RTL/RTL_Mavishan/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144541973 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(35) " "Verilog HDL assignment warning at fifo.v(35): truncated value with size 32 to match size of target (3)" {  } { { "RTL/RTL_Mavishan/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144541973 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_other demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module " "Elaborating entity \"uart_other\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\"" {  } { { "RTL/RTL_Mavishan/bus_bridge_master.v" "uart_module" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_other demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_tx_other:transmitter " "Elaborating entity \"uart_tx_other\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_tx_other:transmitter\"" {  } { { "RTL/RTL_Mavishan/uart_other.v" "transmitter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag1 uart_tx_other.v(21) " "Verilog HDL or VHDL warning at uart_tx_other.v(21): object \"flag1\" assigned a value but never read" {  } { { "RTL/RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765144541984 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag2 uart_tx_other.v(22) " "Verilog HDL or VHDL warning at uart_tx_other.v(22): object \"flag2\" assigned a value but never read" {  } { { "RTL/RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765144541984 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_other demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_rx_other:receiver " "Elaborating entity \"uart_rx_other\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_rx_other:receiver\"" {  } { { "RTL/RTL_Mavishan/uart_other.v" "receiver" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144541993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate_mav demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|baudrate_mav:bd " "Elaborating entity \"baudrate_mav\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|baudrate_mav:bd\"" {  } { { "RTL/RTL_Mavishan/uart_other.v" "bd" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baudrate_mav.sv(23) " "Verilog HDL assignment warning at baudrate_mav.sv(23): truncated value with size 32 to match size of target (9)" {  } { { "RTL/RTL_Mavishan/baudrate_mav.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/baudrate_mav.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144542006 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 baudrate_mav.sv(28) " "Verilog HDL assignment warning at baudrate_mav.sv(28): truncated value with size 32 to match size of target (13)" {  } { { "RTL/RTL_Mavishan/baudrate_mav.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/baudrate_mav.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144542006 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_with_bram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1 " "Elaborating entity \"slave_with_bram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\"" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "slave1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_port:sp\"" {  } { { "RTL/RTL_Mavishan/slave_with_bram.v" "sp" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(81) " "Verilog HDL assignment warning at slave_port.v(81): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144542018 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(97) " "Verilog HDL assignment warning at slave_port.v(97): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144542019 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(130) " "Verilog HDL assignment warning at slave_port.v(130): truncated value with size 32 to match size of target (4)" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144542019 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(154) " "Verilog HDL assignment warning at slave_port.v(154): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144542019 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(168) " "Verilog HDL assignment warning at slave_port.v(168): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144542019 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 slave_port.v(187) " "Verilog HDL assignment warning at slave_port.v(187): truncated value with size 32 to match size of target (2)" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144542019 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\"" {  } { { "RTL/RTL_Mavishan/slave_with_bram.v" "sm" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bram_2k demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory " "Elaborating entity \"slave_bram_2k\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\"" {  } { { "RTL/RTL_Mavishan/slave_memory_bram.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_memory_bram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL/RTL_Mavishan/slave_bram_2k.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL/RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542081 ""}  } { { "RTL/RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765144542081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5uh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5uh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5uh1 " "Found entity 1: altsyncram_5uh1" {  } { { "db/altsyncram_5uh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144542114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144542114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5uh1 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated " "Elaborating entity \"altsyncram_5uh1\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pe82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pe82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pe82 " "Found entity 1: altsyncram_pe82" {  } { { "db/altsyncram_pe82.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_pe82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144542150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144542150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pe82 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|altsyncram_pe82:altsyncram1 " "Elaborating entity \"altsyncram_pe82\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|altsyncram_pe82:altsyncram1\"" {  } { { "db/altsyncram_5uh1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5uh1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5uh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395785728 " "Parameter \"NODE_NAME\" = \"1395785728\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542543 ""}  } { { "db/altsyncram_5uh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765144542543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_with_bram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2 " "Elaborating entity \"slave_with_bram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\"" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "slave2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\"" {  } { { "RTL/RTL_Mavishan/slave_with_bram.v" "sm" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory " "Elaborating entity \"slave_bram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\"" {  } { { "RTL/RTL_Mavishan/slave_memory_bram.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_memory_bram.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL/RTL_Mavishan/slave_bram.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL/RTL_Mavishan/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542902 ""}  } { { "RTL/RTL_Mavishan/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765144542902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_auh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_auh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_auh1 " "Found entity 1: altsyncram_auh1" {  } { { "db/altsyncram_auh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144542932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144542932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_auh1 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated " "Elaborating entity \"altsyncram_auh1\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5f82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5f82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5f82 " "Found entity 1: altsyncram_5f82" {  } { { "db/altsyncram_5f82.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5f82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144542967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144542967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5f82 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|altsyncram_5f82:altsyncram1 " "Elaborating entity \"altsyncram_5f82\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|altsyncram_5f82:altsyncram1\"" {  } { { "db/altsyncram_auh1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_auh1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_auh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395720192 " "Parameter \"NODE_NAME\" = \"1395720192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765144542987 ""}  } { { "db/altsyncram_auh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765144542987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_slave demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave " "Elaborating entity \"bus_bridge_slave\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\"" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "bb_slave" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144542993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_other demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other:uart_module " "Elaborating entity \"uart_other\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other:uart_module\"" {  } { { "RTL/RTL_Mavishan/bus_bridge_slave.v" "uart_module" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_slave.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144543001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_other demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other:uart_module\|uart_tx_other:transmitter " "Elaborating entity \"uart_tx_other\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other:uart_module\|uart_tx_other:transmitter\"" {  } { { "RTL/RTL_Mavishan/uart_other.v" "transmitter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144543005 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag1 uart_tx_other.v(21) " "Verilog HDL or VHDL warning at uart_tx_other.v(21): object \"flag1\" assigned a value but never read" {  } { { "RTL/RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765144543006 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag2 uart_tx_other.v(22) " "Verilog HDL or VHDL warning at uart_tx_other.v(22): object \"flag2\" assigned a value but never read" {  } { { "RTL/RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765144543006 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_other demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other:uart_module\|uart_rx_other:receiver " "Elaborating entity \"uart_rx_other\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other:uart_module\|uart_rx_other:receiver\"" {  } { { "RTL/RTL_Mavishan/uart_other.v" "receiver" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144543014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx_other.v(27) " "Verilog HDL assignment warning at uart_rx_other.v(27): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/uart_rx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_rx_other.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144543014 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_m2_s3 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus " "Elaborating entity \"bus_m2_s3\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\"" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "bus" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144543022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_mav demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|arbiter_mav:bus_arbiter " "Elaborating entity \"arbiter_mav\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|arbiter_mav:bus_arbiter\"" {  } { { "RTL/RTL_Mavishan/bus_m2_s3.v" "bus_arbiter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144543027 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter_mav.v(77) " "Verilog HDL Case Statement information at arbiter_mav.v(77): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Mavishan/arbiter_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/arbiter_mav.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765144543028 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder_mav demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder_mav:decoder " "Elaborating entity \"addr_decoder_mav\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder_mav:decoder\"" {  } { { "RTL/RTL_Mavishan/bus_m2_s3.v" "decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144543033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_decoder_mav.v(104) " "Verilog HDL assignment warning at addr_decoder_mav.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RTL/RTL_Mavishan/addr_decoder_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_decoder_mav.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765144543034 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder_mav:decoder\|dec3:mvalid_decoder " "Elaborating entity \"dec3\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder_mav:decoder\|dec3:mvalid_decoder\"" {  } { { "RTL/RTL_Mavishan/addr_decoder_mav.v" "mvalid_decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_decoder_mav.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144543039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:wdata_mux\"" {  } { { "RTL/RTL_Mavishan/bus_m2_s3.v" "wdata_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144543043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:mctrl_mux\"" {  } { { "RTL/RTL_Mavishan/bus_m2_s3.v" "mctrl_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144543047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|mux3:rdata_mux\"" {  } { { "RTL/RTL_Mavishan/bus_m2_s3.v" "rdata_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144543051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_bram demo_top_bb:u_demo_bb\|master_bram:memory " "Elaborating entity \"master_bram\" for hierarchy \"demo_top_bb:u_demo_bb\|master_bram:memory\"" {  } { { "RTL/RTL_Mavishan/demo_top_bb.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144543055 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q master_bram_bb.v(46) " "Output port \"q\" at master_bram_bb.v(46) has no driver" {  } { { "RTL/RTL_Mavishan/master_bram_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_bram_bb.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765144543056 "|combined_top|demo_top_bb:u_demo_bb|master_bram:memory"}
{ "Warning" "WSGN_EMPTY_SHELL" "master_bram " "Entity \"master_bram\" contains only dangling pins" {  } { { "RTL/RTL_Mavishan/demo_top_bb.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v" 68 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1765144543056 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765144543281 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.12.08.03:25:45 Progress: Loading sld334fe0d2/alt_sld_fab_wrapper_hw.tcl " "2025.12.08.03:25:45 Progress: Loading sld334fe0d2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144545910 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144548550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144548666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144553267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144553350 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144553436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144553545 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144553548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144553548 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765144554247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld334fe0d2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld334fe0d2/alt_sld_fab.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144554443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144554443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144554528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144554528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144554563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144554563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144554617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144554617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144554701 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144554701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144554701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765144554755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144554755 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\|queue " "RAM logic \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\|queue\" is uninferred due to inappropriate RAM size" {  } { { "RTL/RTL_Mavishan/fifo.v" "queue" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765144555822 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_2\|write_mem " "RAM logic \"system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_2\|write_mem\" is uninferred due to inappropriate RAM size" {  } { { "RTL/RTL_Linuka/initiator.sv" "write_mem" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765144555822 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_1\|write_mem " "RAM logic \"system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_1\|write_mem\" is uninferred due to inappropriate RAM size" {  } { { "RTL/RTL_Linuka/initiator.sv" "write_mem" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765144555822 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765144555822 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765144556604 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 87 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765144556676 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765144556677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144557712 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "103 " "103 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765144559165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/output_files/combined_top.map.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/output_files/combined_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144559399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765144560070 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765144560070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2120 " "Implemented 2120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765144560237 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765144560237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2085 " "Implemented 2085 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765144560237 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765144560237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765144560237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4984 " "Peak virtual memory: 4984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765144560262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  8 03:26:00 2025 " "Processing ended: Mon Dec  8 03:26:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765144560262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765144560262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765144560262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765144560262 ""}
