!PADS-POWERPCB-V9.3-BASIC! DESIGN DATABASE ASCII FILE 1.0
*PCB*        GENERAL PARAMETERS OF THE PCB DESIGN

UNITS        0              2=Inches 1=Metric 0=Mils
USERGRID     3810000 3810000  Space between USER grid points
MAXIMUMLAYER 2              Maximum routing layer 
WORKLEVEL    1              Level items will be created on
DISPLAYLEVEL 1              toggle for displaying working level last
LAYERPAIR    1      2       Layer pair used to route connection
VIAMODE      T              Type of via to use when routing between layers
LINEWIDTH    381000         Width items will be created with
TEXTSIZE     3810000 381000  Height and LineWidth text will be created with
JOBTIME      115            Amount of time spent on this PCB design
DOTGRID      38100000 38100000  Space between graphic dots
SCALE        11.093          Scale of window expansion
ORIGIN       381000000 381000000  User defined origin location
WINDOWCENTER 398627209 406471870  Point defining the center of the window
BACKUPTIME   20             Number of minutes between database backups
REAL WIDTH   381000         Widths greater then this are displayed real size
ALLSIGONOFF  1              All signal nets displayed on/off
REFNAMESIZE  3810000 381000  Height and LineWidth used by part ref. names
HIGHLIGHT    0              Highlight nets flag
JOBNAME      proflex.pcb
CONCOL 1
FBGCOL 1 0
HATCHGRID    381000         Copper pour hatching grid
TEARDROP     2713690        Teardrop tracks
THERLINEWID  571500         Copper pour thermal line width
PSVIAGRID    952500 952500  Push & Shove Via Grid
PADFILLWID   381000         CAM finger pad fill width
THERSMDWID   381000         Copper pour thermal line width for SMD
MINHATAREA   0              Minimum hatch area
HATCHMODE    0              Hatch generation mode
HATCHDISP    0              Hatch display flag
DRILLHOLE    228600         Drill hole checking spacing
MITRERADII   0.5 1.0 1.5 2.0 2.5 3.0 3.5
MITRETYPE    1              Mitring type
HATCHRAD     0.500000       Hatch outline smoothing radius
MITREANG     180 180 180 180 180 180 90 
HATCHANG     0              Hatch angle
THERFLAGS    0              Copper pour thermal line flags
DRLOVERSIZE  114300         Drill oversize for plated holes
PLANERAD     0.000000       Plane outline smoothing radius
PLANEFLAGS   OUTLINE THERMALS Y Y Y N N Y Y Y N N Y Y N Y Y N N N   Plane and Test Points flags
COMPHEIGHT   0              Board Top Component Height Restriction
KPTHATCHGRID 3810000        Copper pour hatching grid
BOTCMPHEIGHT 0              Board Bottom Component Height Restriction
FANOUTGRID   952500 952500  Fanout grid
FANOUTLENGTH 9525000        Maximum fanout length
ROUTERFLAGS  83879441       Autorouter specific flags
VERIFYFLAGS  1861           Verify Design flags
FABCHKFLAGS  3967           Fabrication checks flags
ATMAXSIZE    114300         Acid Traps Maximum Size
ATMAXANGLE   161999820      Acid Traps Maximum Angle
SLMINCOPPER  114300         Slivers Minimum Copper
SLMINMASK    114300         Slivers Minimum Mask
STMINCLEAR   5              Starved Thermal Minimum Clearance
STMINSPOKES  4              Starved Thermal Minimum Spokes
TPMINWIDTH   114300         Minimum Trace Width
TPMINSIZE    114300         Mimimum Pad Size
SSMINGAP     114300         Silk Screen Over Pads Minimum Gap
SBMINGAP     114300         Solder Bridges Minimum Gap
SBLAYER      1              Solder Bridges Layer
ARPTOM       114300         Pad To Mask Annular Ring
ARPTOMLAYER  1              Pad To Mask Annular Ring Layer
ARDTOM       114300         Drill To Mask Annular Ring
ARDTOMLAYER  1              Drill To Mask Annular Ring Layer
ARDTOP       114300         Drill To Pad Annular Ring
ARDTOPLAYER  0              Drill To Pad Annular Ring Layer
VIAPSPACING  3810000        Via patterns via spacing
VIAPSHAPE    228600         Via patterns via to shape spacing
VIAPTOTRACE  -1             Via patterns via to edge spacing
VIAPFILL     1              Via patterns fill type
VIAPSHSIG    NONE
VIAPSHVIA    NONE
VIAPFLAG     4              Via patterns flags
FLOWFLAGS    0              Flow Flags
PLNSEPGAP    228600         Plane separation gap
IDFSHAPELAY  0              IDF shapes layer

TEARDROPDATA     90     90 
*REUSE*

*REMARK* TYPE TYPENAME
*REMARK* TIMESTAMP SECONDS
*REMARK* PART NAMING PARTNAMING
*REMARK* PART NAME
*REMARK* NET NAMING NETNAMING
*REMARK* NET MERGE NAME
*REMARK* REUSE INSTANCENM PARTNAMING NETNAMING X Y ORI GLUED


*TEXT*       FREE TEXT

*REMARK* XLOC YLOC ORI LEVEL HEIGHT WIDTH MIRRORED HJUST VJUST .REUSE. INSTANCENM
*REMARK* FONTSTYLE FONTFACE


*LINES*      LINES ITEMS

*REMARK* NAME TYPE XLOC YLOC PIECES TEXT SIGSTR
*REMARK* .REUSE. INSTANCE RSIGNAL
*REMARK* PIECETYPE CORNERS WIDTHHGHT LEVEL RESTRICTIONS
*REMARK* XLOC YLOC BEGINANGLE DELTAANGLE
*REMARK* XLOC YLOC ORI LEVEL HEIGHT WIDTH MIRRORED HJUST VJUST


*VIA*  ITEMS

*REMARK* NAME  DRILL STACKLINES [DRILL START] [DRILL END]
*REMARK* LEVEL SIZE SHAPE [INNER DIAMETER] [CORNER RADIUS]

JMPVIA_AAAAA     1409700 3
-2 2095500 R
-1 2667000 R
0  2095500 R

STANDARDVIA      1409700 3
-2 2095500 R
-1 2095500 R
0  2095500 R


*PARTDECAL*  ITEMS

*REMARK* NAME UNITS ORIX ORIY PIECES TERMINALS STACKS TEXT LABELS
*REMARK* PIECETYPE CORNERS WIDTHHGHT LEVEL RESTRICTIONS
*REMARK* PIECETYPE CORNERS WIDTH LEVEL PINNUM
*REMARK* XLOC YLOC BEGINANGLE DELTAANGLE
*REMARK* XLOC YLOC ORI LEVEL HEIGHT WIDTH MIRRORED HJUST VJUST
*REMARK* VISIBLE XLOC YLOC ORI LEVEL HEIGTH WIDTH MIRRORED HJUST VJUST RIGHTREADING
*REMARK* FONTSTYLE FONTFACE
*REMARK* T XLOC YLOC NMXLOC NMYLOC PINNUMBER
*REMARK* PAD PIN STACKLINES
*REMARK* LEVEL SIZE SHAPE IDIA [CORNERRADIUS] [DRILL [PLATED]]
*REMARK* LEVEL SIZE SHAPE FINORI FINLENGTH FINOFFSET [CORNERRADIUS] [DRILL [PLATED]]

PROFLEX01_F_ANTENNA I 69418200 47739300 74 69 18 0 3
CLOSED 5   38100 27  
1619250 52006500
32480250 52006500
32480250 1905000
1619250 1905000
1619250 52006500
OPEN   7   38100 27  
25184100 57740550
25184100 59836050
1943100 59836050 2700 -1800 990600 59836050 2895600 61741050
1943100 61741050
31661100 61741050 900 -900 30708600 59836050 32613600 61741050
32613600 60788550
32613600 52597050
OPEN   4   38100 27  
29565600 53168550
29565600 59836050
25946100 59836050
25946100 57740550
CLOSED 5   38100 18  
0      62103000
34290000 62103000
34290000 0     
0      0     
0      62103000
CLOSED 5   38100 27  
0      62103000
34290000 62103000
34290000 0     
0      0     
0      62103000
OPEN   2   38100 27  
1524000 0      1800 -1800 1524000 -381000 2286000 381000
2286000 0     
OPEN   2   38100 27  
3429000 0      1800 -1800 3429000 -381000 4191000 381000
4191000 0     
OPEN   2   38100 27  
5334000 0      1800 -1800 5334000 -381000 6096000 381000
6096000 0     
OPEN   2   38100 27  
7239000 0      1800 -1800 7239000 -381000 8001000 381000
8001000 0     
OPEN   2   38100 27  
9144000 0      1800 -1800 9144000 -381000 9906000 381000
9906000 0     
OPEN   2   38100 27  
11049000 0      1800 -1800 11049000 -381000 11811000 381000
11811000 0     
OPEN   2   38100 27  
12954000 0      1800 -1800 12954000 -381000 13716000 381000
13716000 0     
OPEN   2   38100 27  
14859000 0      1800 -1800 14859000 -381000 15621000 381000
15621000 0     
OPEN   2   38100 27  
16764000 0      1800 -1800 16764000 -381000 17526000 381000
17526000 0     
OPEN   2   38100 27  
18669000 0      1800 -1800 18669000 -381000 19431000 381000
19431000 0     
OPEN   2   38100 27  
20574000 0      1800 -1800 20574000 -381000 21336000 381000
21336000 0     
OPEN   2   38100 27  
22479000 0      1800 -1800 22479000 -381000 23241000 381000
23241000 0     
OPEN   2   38100 27  
24384000 0      1800 -1800 24384000 -381000 25146000 381000
25146000 0     
OPEN   2   38100 27  
26289000 0      1800 -1800 26289000 -381000 27051000 381000
27051000 0     
OPEN   2   38100 27  
28194000 0      1800 -1800 28194000 -381000 28956000 381000
28956000 0     
OPEN   2   38100 27  
30099000 0      1800 -1800 30099000 -381000 30861000 381000
30861000 0     
OPEN   2   38100 27  
32004000 0      1800 -1800 32004000 -381000 32766000 381000
32766000 0     
OPEN   2   38100 27  
0      3429000 2700 1800 -381000 3429000 381000 4191000
0      4191000
OPEN   2   38100 27  
0      5334000 2700 1800 -381000 5334000 381000 6096000
0      6096000
OPEN   2   38100 27  
0      7239000 2700 1800 -381000 7239000 381000 8001000
0      8001000
OPEN   2   38100 27  
0      9144000 2700 1800 -381000 9144000 381000 9906000
0      9906000
OPEN   2   38100 27  
0      11049000 2700 1800 -381000 11049000 381000 11811000
0      11811000
OPEN   2   38100 27  
0      12954000 2700 1800 -381000 12954000 381000 13716000
0      13716000
OPEN   2   38100 27  
0      14859000 2700 1800 -381000 14859000 381000 15621000
0      15621000
OPEN   2   38100 27  
0      16764000 2700 1800 -381000 16764000 381000 17526000
0      17526000
OPEN   2   38100 27  
0      18669000 2700 1800 -381000 18669000 381000 19431000
0      19431000
OPEN   2   38100 27  
0      20574000 2700 1800 -381000 20574000 381000 21336000
0      21336000
OPEN   2   38100 27  
0      22479000 2700 1800 -381000 22479000 381000 23241000
0      23241000
OPEN   2   38100 27  
0      24384000 2700 1800 -381000 24384000 381000 25146000
0      25146000
OPEN   2   38100 27  
0      26289000 2700 1800 -381000 26289000 381000 27051000
0      27051000
OPEN   2   38100 27  
0      28194000 2700 1800 -381000 28194000 381000 28956000
0      28956000
OPEN   2   38100 27  
0      30099000 2700 1800 -381000 30099000 381000 30861000
0      30861000
OPEN   2   38100 27  
0      32004000 2700 1800 -381000 32004000 381000 32766000
0      32766000
OPEN   2   38100 27  
0      33909000 2700 1800 -381000 33909000 381000 34671000
0      34671000
OPEN   2   38100 27  
0      35814000 2700 1800 -381000 35814000 381000 36576000
0      36576000
OPEN   2   38100 27  
0      37719000 2700 1800 -381000 37719000 381000 38481000
0      38481000
OPEN   2   38100 27  
0      39624000 2700 1800 -381000 39624000 381000 40386000
0      40386000
OPEN   2   38100 27  
0      41529000 2700 1800 -381000 41529000 381000 42291000
0      42291000
OPEN   2   38100 27  
0      43434000 2700 1800 -381000 43434000 381000 44196000
0      44196000
OPEN   2   38100 27  
0      45339000 2700 1800 -381000 45339000 381000 46101000
0      46101000
OPEN   2   38100 27  
0      47244000 2700 1800 -381000 47244000 381000 48006000
0      48006000
OPEN   2   38100 27  
0      49149000 2700 1800 -381000 49149000 381000 49911000
0      49911000
OPEN   2   38100 27  
0      51054000 2700 1800 -381000 51054000 381000 51816000
0      51816000
OPEN   2   38100 27  
34290000 3429000 2700 -1800 33909000 3429000 34671000 4191000
34290000 4191000
OPEN   2   38100 27  
34290000 5334000 2700 -1800 33909000 5334000 34671000 6096000
34290000 6096000
OPEN   2   38100 27  
34290000 7239000 2700 -1800 33909000 7239000 34671000 8001000
34290000 8001000
OPEN   2   38100 27  
34290000 9144000 2700 -1800 33909000 9144000 34671000 9906000
34290000 9906000
OPEN   2   38100 27  
34290000 11049000 2700 -1800 33909000 11049000 34671000 11811000
34290000 11811000
OPEN   2   38100 27  
34290000 12954000 2700 -1800 33909000 12954000 34671000 13716000
34290000 13716000
OPEN   2   38100 27  
34290000 14859000 2700 -1800 33909000 14859000 34671000 15621000
34290000 15621000
OPEN   2   38100 27  
34290000 16764000 2700 -1800 33909000 16764000 34671000 17526000
34290000 17526000
OPEN   2   38100 27  
34290000 18669000 2700 -1800 33909000 18669000 34671000 19431000
34290000 19431000
OPEN   2   38100 27  
34290000 20574000 2700 -1800 33909000 20574000 34671000 21336000
34290000 21336000
OPEN   2   38100 27  
34290000 22479000 2700 -1800 33909000 22479000 34671000 23241000
34290000 23241000
OPEN   2   38100 27  
34290000 24384000 2700 -1800 33909000 24384000 34671000 25146000
34290000 25146000
OPEN   2   38100 27  
34290000 26289000 2700 -1800 33909000 26289000 34671000 27051000
34290000 27051000
OPEN   2   38100 27  
34290000 28194000 2700 -1800 33909000 28194000 34671000 28956000
34290000 28956000
OPEN   2   38100 27  
34290000 30099000 2700 -1800 33909000 30099000 34671000 30861000
34290000 30861000
OPEN   2   38100 27  
34290000 32004000 2700 -1800 33909000 32004000 34671000 32766000
34290000 32766000
OPEN   2   38100 27  
34290000 33909000 2700 -1800 33909000 33909000 34671000 34671000
34290000 34671000
OPEN   2   38100 27  
34290000 35814000 2700 -1800 33909000 35814000 34671000 36576000
34290000 36576000
OPEN   2   38100 27  
34290000 37719000 2700 -1800 33909000 37719000 34671000 38481000
34290000 38481000
OPEN   2   38100 27  
34290000 39624000 2700 -1800 33909000 39624000 34671000 40386000
34290000 40386000
OPEN   2   38100 27  
34290000 41529000 2700 -1800 33909000 41529000 34671000 42291000
34290000 42291000
OPEN   2   38100 27  
34290000 43434000 2700 -1800 33909000 43434000 34671000 44196000
34290000 44196000
OPEN   2   38100 27  
34290000 45339000 2700 -1800 33909000 45339000 34671000 46101000
34290000 46101000
OPEN   2   38100 27  
34290000 47244000 2700 -1800 33909000 47244000 34671000 48006000
34290000 48006000
OPEN   2   38100 27  
34290000 49149000 2700 -1800 33909000 49149000 34671000 49911000
34290000 49911000
OPEN   2   38100 27  
34290000 51054000 2700 -1800 33909000 51054000 34671000 51816000
34290000 51816000
VALUE    17811750    27051000 180.000 27     1905000       38100 N CENTER CENTER ORTHO
Regular <Romansim Stroke Font>
Ref.Des.
VALUE    18383250    66103500 180.000  1     3048000      304800 N CENTER CENTER ORTHO
Regular <Romansim Stroke Font>
Ref.Des.
VALUE     -762000    53721000 180.000 26     1905000      190500 N CENTER CENTER ORTHO
Regular <Romansim Stroke Font>
POLARITY
T190500 51435000 190500 51435000 1 
T190500 49530000 190500 49530000 2 
T190500 47625000 190500 47625000 3 
T190500 45720000 190500 45720000 4 
T190500 43815000 190500 43815000 5 
T190500 41910000 190500 41910000 6 
T190500 40005000 190500 40005000 7 
T190500 38100000 190500 38100000 8 
T190500 36195000 190500 36195000 9 
T190500 34290000 190500 34290000 10 
T190500 32385000 190500 32385000 11 
T190500 30480000 190500 30480000 12 
T190500 28575000 190500 28575000 13 
T190500 26670000 190500 26670000 14 
T190500 24765000 190500 24765000 15 
T190500 22860000 190500 22860000 16 
T190500 20955000 190500 20955000 17 
T190500 19050000 190500 19050000 18 
T190500 17145000 190500 17145000 19 
T190500 15240000 190500 15240000 20 
T190500 13335000 190500 13335000 21 
T190500 11430000 190500 11430000 22 
T190500 9525000 190500 9525000 23 
T190500 7620000 190500 7620000 24 
T190500 5715000 190500 5715000 25 
T190500 3810000 190500 3810000 26 
T1905000 190500 1905000 190500 27 
T3810000 190500 3810000 190500 28 
T5715000 190500 5715000 190500 29 
T7620000 190500 7620000 190500 30 
T9525000 190500 9525000 190500 31 
T11430000 190500 11430000 190500 32 
T13335000 190500 13335000 190500 33 
T15240000 190500 15240000 190500 34 
T17145000 190500 17145000 190500 35 
T19050000 190500 19050000 190500 36 
T20955000 190500 20955000 190500 37 
T22860000 190500 22860000 190500 38 
T24765000 190500 24765000 190500 39 
T26670000 190500 26670000 190500 40 
T28575000 190500 28575000 190500 41 
T30480000 190500 30480000 190500 42 
T32385000 190500 32385000 190500 43 
T34099500 3810000 34099500 3810000 44 
T34099500 5715000 34099500 5715000 45 
T34099500 7620000 34099500 7620000 46 
T34099500 9525000 34099500 9525000 47 
T34099500 11430000 34099500 11430000 48 
T34099500 13335000 34099500 13335000 49 
T34099500 15240000 34099500 15240000 50 
T34099500 17145000 34099500 17145000 51 
T34099500 19050000 34099500 19050000 52 
T34099500 20955000 34099500 20955000 53 
T34099500 22860000 34099500 22860000 54 
T34099500 24765000 34099500 24765000 55 
T34099500 26670000 34099500 26670000 56 
T34099500 28575000 34099500 28575000 57 
T34099500 30480000 34099500 30480000 58 
T34099500 32385000 34099500 32385000 59 
T34099500 34290000 34099500 34290000 60 
T34099500 36195000 34099500 36195000 61 
T34099500 38100000 34099500 38100000 62 
T34099500 40005000 34099500 40005000 63 
T34099500 41910000 34099500 41910000 64 
T34099500 43815000 34099500 43815000 65 
T34099500 45720000 34099500 45720000 66 
T34099500 47625000 34099500 47625000 67 
T34099500 49530000 34099500 49530000 68 
T34099500 51435000 34099500 51435000 69 
PAD 0 3
-2 1333500 RF  0.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 27 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 28 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 29 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 30 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 31 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 32 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 33 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 34 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 35 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 36 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 37 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 38 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 39 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 40 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 41 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 42 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  
PAD 43 3
-2 1333500 RF  90.000 3429000 0   0   0  
-1 0   R  
0  0   R  



*PARTTYPE*   ITEMS

*REMARK* NAME DECALNM TYPE GATES SIGPINS UNUSEDPINNMS FLAGS ECO
*REMARK* G/S SWAPTYPE PINS
*REMARK* PINNUMBER SWAPTYPE.PINTYPE
*REMARK* SIGPIN PINNUMBER SIGNAME
*REMARK* PINNUMBER

PROFLEX01_F_ANTENNA PROFLEX01_F_ANTENNA MOD  1   0   0     0 Y
G 0 69
1.0.U.GND 2.0.U.GND 3.0.U.GND 4.0.U.NC 5.0.U.NC 6.0.U.NC 
7.0.U.NC 8.0.U.NC 9.0.U.JTAG_TMS 10.0.U.JTAG_TDI 11.0.U.JTAG_TCK 12.0.U.JTAG_TDO 
13.0.U.TEST 14.0.U.NRESET 15.0.U.P5.0 16.0.U.P5.1 17.0.U.P6.0 18.0.U.P6.1 
19.0.U.P6.2 20.0.U.P6.3 21.0.U.P6.4 22.0.U.P6.5 23.0.U.P6.6 24.0.U.P6.7 
25.0.U.P7.4 26.0.U.VCC_3V3DC 27.0.U.P4.7 28.0.U.P4.6 29.0.U.P4.5 30.0.U.P4.4 
31.0.U.P4.3 32.0.U.P4.2 33.0.U.P4.1 34.0.U.P4.0 35.0.U.P3.4/UART_TX 36.0.U.P3.5/UART_RX 
37.0.U.P7.2 38.0.U.P7.3 39.0.U.P8.6 40.0.U.P8.5 41.0.U.P8.4 42.0.U.P8.3 
43.0.U.P8.2 44.0.U.GND 45.0.U.P8.1 46.0.U.P8.0 47.0.U.P1.2 48.0.U.P7.7 
49.0.U.P1.0 50.0.U.P1.1 51.0.U.P2.0 52.0.U.P2.1 53.0.U.P2.2 54.0.U.P2.3 
55.0.U.P2.4 56.0.U.P5.4 57.0.U.P3.7 58.0.U.P5.5 59.0.U.P3.6 60.0.U.P5.7 
61.0.U.P5.6 62.0.U.NC 63.0.U.NC 64.0.U.NC 65.0.U.NC 66.0.U.NC 
67.0.U.GND 68.0.U.GND 69.0.U.GND 



*PART*       ITEMS

*REMARK* REFNM PTYPENM X Y ORI GLUE MIRROR ALT CLSTID CLSTATTR BROTHERID LABELS
*REMARK* .REUSE. INSTANCE RPART
*REMARK* VISIBLE XLOC YLOC ORI LEVEL HEIGTH WIDTH MIRRORED HJUST VJUST RIGHTREADING
*REMARK* FONTSTYLE FONTFACE

U1              PROFLEX01_F_ANTENNA 0     0     0.000 U N 0 -1 0 -1 3
VALUE     -762000    53721000 180.000 26     1905000      190500 N CENTER CENTER ORTHO
Regular <Romansim Stroke Font>
POLARITY
VALUE    18383250    66103500 180.000  1     3048000      304800 N CENTER CENTER ORTHO
Regular <Romansim Stroke Font>
Ref.Des.
VALUE    17811750    27051000 180.000 27     1905000       38100 N CENTER CENTER ORTHO
Regular <Romansim Stroke Font>
Ref.Des.

*TESTPOINT*


*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

DFT_CONFIGURATION PARENT
{
UNITS MILS
PROBING_STRATEGY PARENT
{
PROBE_TOP_SIDE NO
PROBE_VIAS YES
PROBE_NO_CONNECT NO
}
DFT_RULES PARENT
{
PROBE 100
{
DRILL_SIZE 69
ENABLE NO
}
PROBE 75
{
DRILL_SIZE 43
ENABLE NO
}
PROBE 50
{
DRILL_SIZE 25
ENABLE YES
}
MIN_VIA_SIZE 25
MIN_PAD_SIZE 25
PIN_TO_PIN 6
PIN_TO_BOARD 6
PIN_TO_COMPONENT 6
}
DIF_FILE PARENT
{
VIA_PREFIX VIA
TP_PART_TYPE TP100
TP_PART_TYPE TP150
TP_PREFIX TP
TP_PREFIX PN_TP
TP_PREFIX TP_SMD
TH_PART_TYPE MTHOLE1
TH_PART_TYPE MTHOLE2
TH_PREFIX TH
TH_PREFIX MH
NC_NET N.C.
INCLUDE_TP YES
}
RETURN_OPTIONS PARENT
{
AUTO_RETURN YES
ADD_TP_VIAS_ON_RETURN YES
ADD_MULTIPLE_FOR_POWERNET NO
TP_VIA_TYPE STANDARDVIA
PPCB_NOT_CONNECTED_NET_NAME NOT_CONNECTED
}
}
LAYER DATA
{
LAYER 0
{
LAYER_THICKNESS 0
DIELECTRIC 3.300000
}
LAYER 1
{
LAYER_NAME Top
LAYER_TYPE ROUTING
PLANE NONE
ROUTING_DIRECTION HORIZONTAL
ASSOCIATED_SILK_SCREEN Silkscreen Top
ASSOCIATED_PASTE_MASK Paste Mask Top
ASSOCIATED_SOLDER_MASK Solder Mask Top
ASSOCIATED_ASSEMBLY Assembly Drawing Top
COMPONENT Y
ROUTABLE Y
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 3
VIA 3
PAD 3
COPPER 3
2DLINE 3
TEXT 3
ERROR 5
TOPCOMPONENT 1
BOTTOMCOMPONENT 0
REFDES 1
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 1
NETNAME 1
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 381000
COPPER_THICKNESS 51435
DIELECTRIC 4.300000
COST 0
}
LAYER 2
{
LAYER_NAME Bottom
LAYER_TYPE ROUTING
PLANE NONE
ROUTING_DIRECTION VERTICAL
ASSOCIATED_SILK_SCREEN Silkscreen Bottom
ASSOCIATED_PASTE_MASK Paste Mask Bottom
ASSOCIATED_SOLDER_MASK Solder Mask Bottom
ASSOCIATED_ASSEMBLY Assembly Drawing Bottom
COMPONENT Y
ROUTABLE Y
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 11
VIA 11
PAD 11
COPPER 11
2DLINE 11
TEXT 11
ERROR 13
TOPCOMPONENT 0
BOTTOMCOMPONENT 14
REFDES 14
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 14
NETNAME 14
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 51435
DIELECTRIC 3.300000
COST 0
}
LAYER 3
{
LAYER_NAME Layer_3
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 4
{
LAYER_NAME Layer_4
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 5
{
LAYER_NAME Layer_5
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 6
{
LAYER_NAME Layer_6
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 7
{
LAYER_NAME Layer_7
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 8
{
LAYER_NAME Layer_8
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 9
{
LAYER_NAME Layer_9
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 10
{
LAYER_NAME Layer_10
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 11
{
LAYER_NAME Layer_11
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 12
{
LAYER_NAME Layer_12
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 13
{
LAYER_NAME Layer_13
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 14
{
LAYER_NAME Layer_14
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 15
{
LAYER_NAME Layer_15
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 16
{
LAYER_NAME Layer_16
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 17
{
LAYER_NAME Layer_17
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 18
{
LAYER_NAME Layer_18
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 19
{
LAYER_NAME Layer_19
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 20
{
LAYER_NAME Layer_20
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 21
{
LAYER_NAME Solder Mask Top
LAYER_TYPE SOLDER_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 5
VIA 5
PAD 5
COPPER 5
2DLINE 5
TEXT 5
ERROR 5
TOPCOMPONENT 5
BOTTOMCOMPONENT 5
REFDES 5
PARTTYPE 5
ATTRIBUTE 5
KEEPOUT 5
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 22
{
LAYER_NAME Paste Mask Bottom
LAYER_TYPE PASTE_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 23
{
LAYER_NAME Paste Mask Top
LAYER_TYPE PASTE_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 24
{
LAYER_NAME Drill Drawing
LAYER_TYPE DRILL
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 13
VIA 13
PAD 13
COPPER 13
2DLINE 13
TEXT 13
ERROR 13
TOPCOMPONENT 13
BOTTOMCOMPONENT 13
REFDES 13
PARTTYPE 13
ATTRIBUTE 13
KEEPOUT 13
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 25
{
LAYER_NAME Layer_25
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 26
{
LAYER_NAME Silkscreen Top
LAYER_TYPE SILK_SCREEN
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 15
VIA 15
PAD 15
COPPER 15
2DLINE 15
TEXT 15
ERROR 15
TOPCOMPONENT 15
BOTTOMCOMPONENT 15
REFDES 15
PARTTYPE 15
ATTRIBUTE 15
KEEPOUT 15
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 27
{
LAYER_NAME Assembly Drawing Top
LAYER_TYPE ASSEMBLY
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 7
VIA 7
PAD 7
COPPER 7
2DLINE 7
TEXT 7
ERROR 7
TOPCOMPONENT 7
BOTTOMCOMPONENT 7
REFDES 7
PARTTYPE 7
ATTRIBUTE 7
KEEPOUT 7
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 28
{
LAYER_NAME Solder Mask Bottom
LAYER_TYPE SOLDER_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 12
VIA 12
PAD 12
COPPER 12
2DLINE 12
TEXT 12
ERROR 12
TOPCOMPONENT 12
BOTTOMCOMPONENT 12
REFDES 12
PARTTYPE 12
ATTRIBUTE 12
KEEPOUT 12
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 29
{
LAYER_NAME Silkscreen Bottom
LAYER_TYPE SILK_SCREEN
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 14
VIA 14
PAD 14
COPPER 14
2DLINE 14
TEXT 14
ERROR 14
TOPCOMPONENT 14
BOTTOMCOMPONENT 14
REFDES 14
PARTTYPE 14
ATTRIBUTE 14
KEEPOUT 14
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
LAYER 30
{
LAYER_NAME Assembly Drawing Bottom
LAYER_TYPE ASSEMBLY
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 9
VIA 9
PAD 9
COPPER 9
2DLINE 9
TEXT 9
ERROR 9
TOPCOMPONENT 9
BOTTOMCOMPONENT 9
REFDES 9
PARTTYPE 9
ATTRIBUTE 9
KEEPOUT 9
PINNUMBER 0
NETNAME 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
COST 0
}
}
SELECTABILITY DATA
{
PARTS Y
PINS Y
TRACES Y
VIAS Y
TACKS Y
UNROUTED Y
EDGES Y
NODES Y
SHAPES Y
DIMENSIONS Y
TEXT Y
AREA_PARTS Y
AREA_PINS Y
AREA_TRACES Y
AREA_VIAS Y
AREA_TACKS Y
AREA_UNROUTED Y
AREA_EDGES Y
AREA_NODES Y
AREA_SHAPES Y
AREA_DIMENSIONS Y
AREA_TEXT Y
}
VISIBILITY DATA
{
PADS Y
TRACKS Y
VIAS Y
COPPER Y
LINES Y
TEXT Y
ERRORS Y
CLUSTER Y
TOP_COMPONENT Y
BOTTOM_COMPONENT Y
PLANE_THERMAL Y
REFDES Y
PARTTYPES Y
ATTRIBUTES Y
KEEPOUTS Y
SELECTION_COLOR 15
HIGHLIGHT_COLOR 14
FIXED_COLOR 3
FONT_FACE <Romansim Stroke Font>
{
}
}

*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

RULES_SECTION PARENT
{
NET_CLASS DATA
GROUP DATA
DESIGN RULES
{
RULE_SET (1)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 228600
VIA_TO_TRACK 228600
VIA_TO_VIA 228600
PAD_TO_TRACK 228600
PAD_TO_VIA 228600
PAD_TO_PAD 228600
SMD_TO_TRACK 228600
SMD_TO_VIA 228600
SMD_TO_PAD 228600
SMD_TO_SMD 228600
COPPER_TO_TRACK 228600
COPPER_TO_VIA 228600
COPPER_TO_PAD 228600
COPPER_TO_SMD 228600
COPPER_TO_COPPER 228600
TEXT_TO_TRACK 228600
TEXT_TO_VIA 228600
TEXT_TO_PAD 228600
TEXT_TO_SMD 228600
OUTLINE_TO_TRACK 228600
OUTLINE_TO_VIA 228600
OUTLINE_TO_PAD 228600
OUTLINE_TO_SMD 228600
OUTLINE_TO_COPPER 228600
DRILL_TO_TRACK 228600
DRILL_TO_VIA 228600
DRILL_TO_PAD 228600
DRILL_TO_SMD 228600
DRILL_TO_COPPER 228600
SAME_NET_SMD_TO_VIA 228600
SAME_NET_SMD_TO_CRN 228600
SAME_NET_VIA_TO_VIA 228600
SAME_NET_PAD_TO_CRN 228600
MIN_TRACK_WIDTH 457200
REC_TRACK_WIDTH 457200
MAX_TRACK_WIDTH 457200
DRILL_TO_DRILL 228600
BODY_TO_BODY 228600
SAME_NET_TRACK_TO_CRN 0
}
}
RULE_SET (2)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
MIN_LENGTH 0
MAX_LENGTH 1904999936
STUB_LENGTH 0
PARALLEL_LENGTH 38100000
PARALLEL_GAP 7620000
TANDEM_LENGTH 38100000
TANDEM_GAP 7620000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 7620000
MATCH_LENGTH_TOLERANCE 7620000
}
}
RULE_SET (3)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
ROUTE_PRIORITY 3
MAX_NUMBER_OF_VIAS -1
VALID_LAYER 1
VALID_LAYER 2
VALID_VIA_TYPE STANDARDVIA
}
}
}
}

*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

CAM_SECTION PARENT
{
CAM_VERSION V2007.0
CAM_DOC_LIST PARENT
{
}
CAM_AUGMENT_ON_THE_FLY Y
CAM_DRILL_SYMBOL_TABLE_EXTENDED PARENT
{
MARKER_SIZE 3048000
MARKER_LINE_WIDTH 381000
MARKER_CHAR_HEIGHT 1905000
CHART_TEXT_HEIGHT 4572000
CHART_LINE_WIDTH 381000
SIZE_VALUES_SORTING_ORDER 0
QUANTITY_VALUES_SORTING_ORDER 0
PLATED_VALUES_SORTING_ORDER 0
DEFAULT_TOLERANCE +/-0.0
DRILL_UNIT 0
THROUGH_PARTIAL N
}
}

*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 


*MISC*      MISCELLANEOUS PARAMETERS

ATTRIBUTES DICTIONARY
{
ATTRIBUTE Rules.Fanout.Alignment
{
TYPE LIST N
{
Aligned
Alternate
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Alignment.Multi-Row
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Direction
{
TYPE LIST N
{
Inside
Outside
Both Sides
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.ViaSpacing
{
TYPE LIST N
{
Use Grid
1 Trace
2 Trace
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Sharing.Pin
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Sharing.SMD
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Sharing.Via
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Sharing.Trace
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Nets.Plane
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Nets.Signal
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Nets.UnusedPins
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Length.Unlimited
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Length.Maximum
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.AlignmentBGA
{
TYPE LIST N
{
Quadrant
Diagonal
X-pattern
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.DirectionBGA
{
TYPE LIST N
{
45
135
225
315
Clockwise
Counterclockwise
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.DirectionBGAstaggered
{
TYPE LIST N
{
Horizontal
Vertical
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.PadEntry.Side
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.PadEntry.Corner
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.PadEntry.AnyAngle
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.PadEntry.Soft
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.ViaAtSMD
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.ViaAtSMD.FitInside
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.ViaAtSMD.Center
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.ViaAtSMD.Ends
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Trace.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Via.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Via.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Pad.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Pad.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Pad.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.SMD.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.SMD.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.SMD.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.SMD.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Copper.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Copper.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Copper.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Copper.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Text.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Text.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Text.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Text.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Board.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Board.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Board.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Board.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Drill.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Drill.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Drill.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Drill.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.SMD.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.SMD.Crn
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.Via.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.Pad.Crn
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.Trace.Crn
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Width.Minimum
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Width.Recommended
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Width.Maximum
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Value
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Tolerance
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Part Number
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE Description
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE Cost
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE Manufacturer #1
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE Manufacturer #2
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE ASSEMBLY_OPTIONS
{
TYPE FREETEXT N
INHERITANCE PCB
INHERITANCE PART
INHERITANCE JUMPER
ECO_REGISTRATION Y
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE PowerGround
{
TYPE BOOLEAN
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Voltage
{
TYPE QUANTITY
QUANTITY Voltage
ABBR V
UNIT Volt
MIN -100kV
MAX 100kV
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Geometry.Height
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 952500000dbunit
INHERITANCE PCB
INHERITANCE PART PARTTYPE DECAL
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE DFT.Nail Count Per Net
{
TYPE INTEGER
MIN 0
MAX 1000
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE DFT.Nail Diameter
{
TYPE FREETEXT N
INHERITANCE PIN
INHERITANCE VIA
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE DFT.Nail Number
{
TYPE FREETEXT N
INHERITANCE PIN
INHERITANCE VIA
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE DFT.Probe to Trace Clearance
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Probe to Pad Clearance
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Generate Test Points
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Allow Stubs
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Stub Length
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Use Via Grid
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Grid X-Coordinate
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Grid Y-Coordinate
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Preserve Test Points
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Insert Test Point Vias
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Probe Pins
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE HyperLynx.Model
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Model File
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Sim Direction
{
TYPE LIST N
{
SIM_BOTH
SIM_IN
SIM_OUT
}
INHERITANCE PIN
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Frequency
{
TYPE QUANTITY
QUANTITY Frequency
ABBR Hz
UNIT Hertz
MIN 0Hz
MAX 1000GHz
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Duty Cycle
{
TYPE QUANTITY
QUANTITY 
ABBR %
UNIT percent
MIN 0%
MAX 100%
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Signal Type
{
TYPE LIST N
{
Address
Analog High Speed
Analog Low Speed
Clock
Data
Do Not Analyze
Power Supply
Strobe
}
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Default IC.Model
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Default IC.Model File
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Default IC.Model Pin
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Strategy.Fanout.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.FormatId
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.ChipLength
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.ChipWidth
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.ChipHeight
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.MinLength
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.MaxLength
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.WToWDistance
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.WBtoPad
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.MaxAngle
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBPCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBP1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.CBPCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.CBP1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WB1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBPGuideCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBPGuide1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.CBPAssignment1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Marker_Shape
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_NumberPrecision
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_AngularPrecision
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_Suffix
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_Layer
{
TYPE INTEGER
MIN 0
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Line_Layer
{
TYPE INTEGER
MIN 0
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Preview_Type
{
TYPE INTEGER
MIN 1
MAX 5
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Placement.Grid.Use
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Placement.Grid.X
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Placement.Grid.Y
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Amplitude.Min
{
TYPE INTEGER
MIN 3
MAX 300
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Amplitude.Max
{
TYPE INTEGER
MIN 4
MAX 300
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Gap.Min
{
TYPE INTEGER
MIN 1
MAX 10
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.HierarchyLevel
{
TYPE INTEGER
MIN 1
MAX 8
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Miters.Arcs
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Miters.Ratio
{
TYPE FLOAT
MIN 0.5
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.MaxChannelWidth
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 381000000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.SoftLengthRrules
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.MeanderBeforeTune
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.ExtraLengthPercent
{
TYPE INTEGER
MIN 0
MAX 100
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE MatchLength.Name
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Planning.Scheduled
{
TYPE BOOLEAN
INHERITANCE NET
ECO_REGISTRATION Y
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Library.Timestamp
{
TYPE FREETEXT N
INHERITANCE DECAL
INHERITANCE PARTTYPE
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Design.Timestamp
{
TYPE FREETEXT N
INHERITANCE DECAL
INHERITANCE PARTTYPE
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.RestrictPairTuneInGap
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.RestrictSmallAccordionsInPairs
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.TunePairsToZeroTolerance
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE CAM.Solder mask.Adjust
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN -9525000dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
INHERITANCE VIA
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE CAM.Paste mask.Adjust
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN -9525000dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
INHERITANCE VIA
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE CAM.Apply Oversize To All Pads
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE CHK.Use Visible Workspace Box for Latium Checking
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Single Sided Board
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE COST@1000PC
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE MANUFACTURER
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE POP OPT
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE RATING
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE RoHS
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE DECAL
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE SUBSTITUTE
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE SUPPLIER
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE POLARITY
{
TYPE FREETEXT N
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CHECKED BY
{
TYPE FREETEXT N
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE DxDesigner.ProjectFilePath
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.DesignName
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.RootBlock
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.MainSnapshotName
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.TempSnapshotName
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Bridges
{
TYPE FREETEXT N
INHERITANCE NET
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
}
ATTRIBUTE VALUES
{
DECAL PROFLEX01_F_ANTENNA
{
"CHECKED BY" 
Design.Timestamp 2012.02.14.22.34.10
POLARITY 1
RoHS 
}
PARTTYPE PROFLEX01_F_ANTENNA
{
COST@1000PC 
Description PROFLEX01  MODULE with F-Antenna
Design.Timestamp 2012.02.14.22.29.25
Geometry.Height 4.11mm
MANUFACTURER LSR
"Part Number" 450-0011 or 450-0075
"POP OPT" 
RATING 
RoHS 
SUBSTITUTE 
SUPPLIER 
Tolerance 
Value 
}
PCB DEFAULT
{
Accordion.Amplitude.Min 3
Accordion.Gap.Min 1
AutoDimensioning.Line_Layer 24
AutoDimensioning.Marker_Shape YYNNNY
AutoDimensioning.Preview_Type 1
AutoDimensioning.Text_AngularPrecision 0 0 0
AutoDimensioning.Text_Layer 24
AutoDimensioning.Text_NumberPrecision 0 1 2
AutoDimensioning.Text_Suffix mil##mm##"
"CAM.Apply Oversize To All Pads" Yes
"DFT.Allow Stubs" Yes
"DFT.Generate Test Points" No
"DFT.Grid X-Coordinate" 952500dbunit
"DFT.Grid Y-Coordinate" 952500dbunit
"DFT.Insert Test Point Vias" No
"DFT.Preserve Test Points" No
"DFT.Probe Pins" Yes
"DFT.Probe to Pad Clearance" 228600dbunit
"DFT.Probe to Trace Clearance" 228600dbunit
"DFT.Stub Length" 19050000dbunit
"DFT.Use Via Grid" Yes
Placement.Grid.Use No
Placement.Grid.X 3810000dbunit
Placement.Grid.Y 3810000dbunit
Routing.MaxChannelWidth 3810000dbunit
Routing.MeanderBeforeTune No
Routing.SoftLengthRrules Yes
Rules.ViaAtSMD No
Rules.Fanout.Length.Maximum 9525000dbunit
Rules.Fanout.Length.Unlimited Yes
Rules.Fanout.Nets.Plane Yes
Rules.Fanout.Nets.Signal No
Rules.Fanout.Nets.UnusedPins No
Rules.Fanout.Sharing.Pin Yes
Rules.Fanout.Sharing.SMD Yes
Rules.Fanout.Sharing.Trace No
Rules.Fanout.Sharing.Via Yes
Rules.PadEntry.AnyAngle Yes
Rules.PadEntry.Corner Yes
Rules.PadEntry.Side Yes
Rules.PadEntry.Soft Yes
Rules.ViaAtSMD.Center Yes
Rules.ViaAtSMD.Ends Yes
Rules.ViaAtSMD.FitInside Yes
}
}

*END*     OF ASCII OUTPUT FILE
