{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 26 20:35:06 2014 " "Info: Processing started: Sat Apr 26 20:35:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off iic -c iic " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off iic -c iic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "iic EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"iic\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div " "Info: Destination node clk_div" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_scan " "Info: Destination node clk_scan" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 79 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_scan } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { clk } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n (placed in PIN 64 (LVDS46p, DPCLK4/DQS0B/CQ1B)) " "Info: Automatically promoted node reset_n (placed in PIN 64 (LVDS46p, DPCLK4/DQS0B/CQ1B))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scl~reg0 " "Info: Destination node scl~reg0" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_temp\[1\]~24 " "Info: Destination node data_temp\[1\]~24" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_temp[1]~24 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sda~31 " "Info: Destination node sda~31" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda~31 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { reset_n } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 43 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div  " "Info: Automatically promoted node clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div~0 " "Info: Destination node clk_div~0" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_scan  " "Info: Automatically promoted node clk_scan " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_scan~0 " "Info: Destination node clk_scan~0" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 79 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_scan~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 79 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_scan } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register \\process_1:counter\[3\] register current_state.read_data -12.792 ns " "Info: Slack time is -12.792 ns between source register \"\\process_1:counter\[3\]\" and destination register \"current_state.read_data\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.167 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 7.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 3.523 ns clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.699 ns) + CELL(0.970 ns) = 3.523 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.000 ns) 5.669 ns clk_div~clkctrl 3 COMB Unassigned 50 " "Info: 3: + IC(2.146 ns) + CELL(0.000 ns) = 5.669 ns; Loc. = Unassigned; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.167 ns current_state.read_data 4 REG Unassigned 14 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.167 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'current_state.read_data'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_div~clkctrl current_state.read_data } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.74 % ) " "Info: Total cell delay = 2.490 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.677 ns ( 65.26 % ) " "Info: Total interconnect delay = 4.677 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.167 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 7.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 3.523 ns clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.699 ns) + CELL(0.970 ns) = 3.523 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.000 ns) 5.669 ns clk_div~clkctrl 3 COMB Unassigned 50 " "Info: 3: + IC(2.146 ns) + CELL(0.000 ns) = 5.669 ns; Loc. = Unassigned; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.167 ns current_state.read_data 4 REG Unassigned 14 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.167 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'current_state.read_data'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_div~clkctrl current_state.read_data } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.74 % ) " "Info: Total cell delay = 2.490 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.677 ns ( 65.26 % ) " "Info: Total interconnect delay = 4.677 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.167 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 7.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 3.523 ns clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.699 ns) + CELL(0.970 ns) = 3.523 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.000 ns) 5.669 ns clk_div~clkctrl 3 COMB Unassigned 50 " "Info: 3: + IC(2.146 ns) + CELL(0.000 ns) = 5.669 ns; Loc. = Unassigned; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.167 ns \\process_1:counter\[3\] 4 REG Unassigned 9 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.167 ns; Loc. = Unassigned; Fanout = 9; REG Node = '\\process_1:counter\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_div~clkctrl \process_1:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.74 % ) " "Info: Total cell delay = 2.490 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.677 ns ( 65.26 % ) " "Info: Total interconnect delay = 4.677 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.167 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 7.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 3.523 ns clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.699 ns) + CELL(0.970 ns) = 3.523 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.000 ns) 5.669 ns clk_div~clkctrl 3 COMB Unassigned 50 " "Info: 3: + IC(2.146 ns) + CELL(0.000 ns) = 5.669 ns; Loc. = Unassigned; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.167 ns \\process_1:counter\[3\] 4 REG Unassigned 9 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.167 ns; Loc. = Unassigned; Fanout = 9; REG Node = '\\process_1:counter\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_div~clkctrl \process_1:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.74 % ) " "Info: Total cell delay = 2.490 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.677 ns ( 65.26 % ) " "Info: Total interconnect delay = 4.677 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.528 ns - Longest register register " "Info: - Longest register to register delay is 13.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\process_1:counter\[3\] 1 REG Unassigned 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 9; REG Node = '\\process_1:counter\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { \process_1:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.589 ns) 1.561 ns Add2~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.972 ns) + CELL(0.589 ns) = 1.561 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Add2~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { \process_1:counter[3] Add2~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.372 ns Add2~1 3 COMB Unassigned 3 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.372 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Add2~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Add2~0 Add2~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 3.183 ns Mux35~1 4 COMB Unassigned 9 " "Info: 4: + IC(0.441 ns) + CELL(0.370 ns) = 3.183 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'Mux35~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Add2~1 Mux35~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.614 ns) 5.045 ns Selector32~3 5 COMB Unassigned 5 " "Info: 5: + IC(1.248 ns) + CELL(0.614 ns) = 5.045 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'Selector32~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { Mux35~1 Selector32~3 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 6.572 ns num_counter~21 6 COMB Unassigned 2 " "Info: 6: + IC(1.157 ns) + CELL(0.370 ns) = 6.572 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'num_counter~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { Selector32~3 num_counter~21 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 7.383 ns num_counter~22 7 COMB Unassigned 9 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 7.383 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'num_counter~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { num_counter~21 num_counter~22 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.539 ns) 8.825 ns Equal4~0 8 COMB Unassigned 6 " "Info: 8: + IC(0.903 ns) + CELL(0.539 ns) = 8.825 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'Equal4~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { num_counter~22 Equal4~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.651 ns) 10.718 ns Selector45~0 9 COMB Unassigned 2 " "Info: 9: + IC(1.242 ns) + CELL(0.651 ns) = 10.718 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Selector45~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { Equal4~0 Selector45~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 11.529 ns Selector45~1 10 COMB Unassigned 1 " "Info: 10: + IC(0.605 ns) + CELL(0.206 ns) = 11.529 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector45~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Selector45~0 Selector45~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.370 ns) 13.420 ns Selector45~2 11 COMB Unassigned 1 " "Info: 11: + IC(1.521 ns) + CELL(0.370 ns) = 13.420 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector45~2'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { Selector45~1 Selector45~2 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.528 ns current_state.read_data 12 REG Unassigned 14 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 13.528 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'current_state.read_data'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector45~2 current_state.read_data } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.674 ns ( 34.55 % ) " "Info: Total cell delay = 4.674 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.854 ns ( 65.45 % ) " "Info: Total interconnect delay = 8.854 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.528 ns" { \process_1:counter[3] Add2~0 Add2~1 Mux35~1 Selector32~3 num_counter~21 num_counter~22 Equal4~0 Selector45~0 Selector45~1 Selector45~2 current_state.read_data } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.528 ns" { \process_1:counter[3] Add2~0 Add2~1 Mux35~1 Selector32~3 num_counter~21 num_counter~22 Equal4~0 Selector45~0 Selector45~1 Selector45~2 current_state.read_data } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.528 ns register register " "Info: Estimated most critical path is register to register delay of 13.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\process_1:counter\[3\] 1 REG LAB_X24_Y9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y9; Fanout = 9; REG Node = '\\process_1:counter\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { \process_1:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.589 ns) 1.561 ns Add2~0 2 COMB LAB_X25_Y8 1 " "Info: 2: + IC(0.972 ns) + CELL(0.589 ns) = 1.561 ns; Loc. = LAB_X25_Y8; Fanout = 1; COMB Node = 'Add2~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { \process_1:counter[3] Add2~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.372 ns Add2~1 3 COMB LAB_X25_Y8 3 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.372 ns; Loc. = LAB_X25_Y8; Fanout = 3; COMB Node = 'Add2~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Add2~0 Add2~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 3.183 ns Mux35~1 4 COMB LAB_X25_Y8 9 " "Info: 4: + IC(0.441 ns) + CELL(0.370 ns) = 3.183 ns; Loc. = LAB_X25_Y8; Fanout = 9; COMB Node = 'Mux35~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Add2~1 Mux35~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.614 ns) 5.045 ns Selector32~3 5 COMB LAB_X21_Y9 5 " "Info: 5: + IC(1.248 ns) + CELL(0.614 ns) = 5.045 ns; Loc. = LAB_X21_Y9; Fanout = 5; COMB Node = 'Selector32~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { Mux35~1 Selector32~3 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 6.572 ns num_counter~21 6 COMB LAB_X20_Y8 2 " "Info: 6: + IC(1.157 ns) + CELL(0.370 ns) = 6.572 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'num_counter~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { Selector32~3 num_counter~21 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 7.383 ns num_counter~22 7 COMB LAB_X20_Y8 9 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 7.383 ns; Loc. = LAB_X20_Y8; Fanout = 9; COMB Node = 'num_counter~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { num_counter~21 num_counter~22 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.539 ns) 8.825 ns Equal4~0 8 COMB LAB_X19_Y9 6 " "Info: 8: + IC(0.903 ns) + CELL(0.539 ns) = 8.825 ns; Loc. = LAB_X19_Y9; Fanout = 6; COMB Node = 'Equal4~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { num_counter~22 Equal4~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.651 ns) 10.718 ns Selector45~0 9 COMB LAB_X22_Y8 2 " "Info: 9: + IC(1.242 ns) + CELL(0.651 ns) = 10.718 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'Selector45~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { Equal4~0 Selector45~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 11.529 ns Selector45~1 10 COMB LAB_X22_Y8 1 " "Info: 10: + IC(0.605 ns) + CELL(0.206 ns) = 11.529 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'Selector45~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Selector45~0 Selector45~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.370 ns) 13.420 ns Selector45~2 11 COMB LAB_X24_Y9 1 " "Info: 11: + IC(1.521 ns) + CELL(0.370 ns) = 13.420 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'Selector45~2'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { Selector45~1 Selector45~2 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.528 ns current_state.read_data 12 REG LAB_X24_Y9 14 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 13.528 ns; Loc. = LAB_X24_Y9; Fanout = 14; REG Node = 'current_state.read_data'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector45~2 current_state.read_data } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.674 ns ( 34.55 % ) " "Info: Total cell delay = 4.674 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.854 ns ( 65.45 % ) " "Info: Total interconnect delay = 8.854 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.528 ns" { \process_1:counter[3] Add2~0 Add2~1 Mux35~1 Selector32~3 num_counter~21 num_counter~22 Equal4~0 Selector45~0 Selector45~1 Selector45~2 current_state.read_data } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sda 0 " "Info: Pin \"sda\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "scl 0 " "Info: Pin \"scl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Info: Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Info: Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Info: Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Info: Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Info: Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Info: Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Info: Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Info: Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[0\] 0 " "Info: Pin \"seg_duan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[1\] 0 " "Info: Pin \"seg_duan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[2\] 0 " "Info: Pin \"seg_duan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[3\] 0 " "Info: Pin \"seg_duan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[4\] 0 " "Info: Pin \"seg_duan\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[5\] 0 " "Info: Pin \"seg_duan\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[6\] 0 " "Info: Pin \"seg_duan\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[7\] 0 " "Info: Pin \"seg_duan\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[0\] 0 " "Info: Pin \"seg_wei\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[1\] 0 " "Info: Pin \"seg_wei\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[2\] 0 " "Info: Pin \"seg_wei\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[3\] 0 " "Info: Pin \"seg_wei\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[4\] 0 " "Info: Pin \"seg_wei\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[5\] 0 " "Info: Pin \"seg_wei\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[6\] 0 " "Info: Pin \"seg_wei\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[7\] 0 " "Info: Pin \"seg_wei\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning: Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scl a permanently enabled " "Info: Pin scl has a permanently enabled output enable" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { scl } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 45 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_duan\[7\] VCC " "Info: Pin seg_duan\[7\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_duan[7] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_duan\[7\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_duan[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[2\] VCC " "Info: Pin seg_wei\[2\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[2] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[2\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[3\] VCC " "Info: Pin seg_wei\[3\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[3] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[3\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[4\] VCC " "Info: Pin seg_wei\[4\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[4] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[4\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[5\] VCC " "Info: Pin seg_wei\[5\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[5] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[5\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[6\] VCC " "Info: Pin seg_wei\[6\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[6] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[6\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[7\] VCC " "Info: Pin seg_wei\[7\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[7] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[7\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "sda~en " "Info: Following pins have the same output enable: sda~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sda 3.3-V LVTTL " "Info: Type bi-directional pin sda uses the 3.3-V LVTTL I/O standard" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sda } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.fit.smsg " "Info: Generated suppressed messages file G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 26 20:35:15 2014 " "Info: Processing ended: Sat Apr 26 20:35:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
