<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a75tfgg484-1" LaunchTime="1623260643">
  <File Type="BITSTR-BMM" Name="top_level_module_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="top_level_module_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="top_level_module_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="top_level_module_power_routed.rpt"/>
  <File Type="PA-TCL" Name="top_level_module.tcl"/>
  <File Type="OPT-TIMING" Name="top_level_module_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="top_level_module_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="top_level_module_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="top_level_module_reports.tcl"/>
  <File Type="OPT-DRC" Name="top_level_module_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="top_level_module.hwdef"/>
  <File Type="PWROPT-DCP" Name="top_level_module_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="top_level_module_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="top_level_module_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="top_level_module_placed.dcp"/>
  <File Type="PLACE-IO" Name="top_level_module_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="top_level_module_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="top_level_module_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="top_level_module_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="top_level_module_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="top_level_module_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="top_level_module_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="top_level_module.bgn"/>
  <File Type="PLACE-TIMING" Name="top_level_module_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="top_level_module_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="top_level_module.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="top_level_module_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="top_level_module_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="top_level_module_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="top_level_module.msk"/>
  <File Type="PHYSOPT-TIMING" Name="top_level_module_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="top_level_module_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="top_level_module_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="top_level_module_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="top_level_module_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="top_level_module_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="top_level_module.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="top_level_module_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="top_level_module.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="top_level_module_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="top_level_module_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="top_level_module.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="top_level_module_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="top_level_module_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="top_level_module_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="top_level_module_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="top_level_module_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="top_level_module_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="top_level_module_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="top_level_module_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="top_level_module_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="top_level_module_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="top_level_module_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="top_level_module_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="top_level_module_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="top_level_module_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="top_level_module_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="top_level_module_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="top_level_module_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="top_level_module_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="top_level_module_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="top_level_module.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="top_level_module_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="top_level_module.rbt"/>
  <File Type="BITSTR-NKY" Name="top_level_module.nky"/>
  <File Type="BG-DRC" Name="top_level_module.drc"/>
  <File Type="RDI-RDI" Name="top_level_module.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_slave_model.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/spi_slave_model.v"/>
        <Attr Name="ImportTime" Val="1609197050"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/TFIFO64x8a_64x8b.ngc">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/TFIFO64x8a_64x8b.ngc"/>
        <Attr Name="ImportTime" Val="1611176365"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/mux_8to1.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/mux_8to1.v"/>
        <Attr Name="ImportTime" Val="1611176365"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_shift.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/spi_shift.v"/>
        <Attr Name="ImportTime" Val="1609787643"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_clgen.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/spi_clgen.v"/>
        <Attr Name="ImportTime" Val="1609798641"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/WbSignal_converter.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/WbSignal_converter.v"/>
        <Attr Name="ImportTime" Val="1611360493"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_top.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/spi_top.v"/>
        <Attr Name="ImportTime" Val="1609869469"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/one_second_pulse.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/one_second_pulse.v"/>
        <Attr Name="ImportTime" Val="1610577031"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/hbexec.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/hbexec.v"/>
        <Attr Name="ImportTime" Val="1610571078"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/top_module.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/top_module.v"/>
        <Attr Name="ImportTime" Val="1613536205"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okWireIn.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../OneDrive - University of St. Thomas/Research SPI core files/FrontPanelUSB/FrontPanelHDL/XEM7310-A75/okWireIn.v"/>
        <Attr Name="ImportTime" Val="1613802374"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okTriggerIn.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../OneDrive - University of St. Thomas/Research SPI core files/FrontPanelUSB/FrontPanelHDL/XEM7310-A75/okTriggerIn.v"/>
        <Attr Name="ImportTime" Val="1613802410"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okCoreHarness.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../OneDrive - University of St. Thomas/Research SPI core files/FrontPanelUSB/FrontPanelHDL/XEM7310-A75/okCoreHarness.v"/>
        <Attr Name="ImportTime" Val="1613802197"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okBTPipeOut.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../OneDrive - University of St. Thomas/Research SPI core files/FrontPanelUSB/FrontPanelHDL/XEM7310-A75/okBTPipeOut.v"/>
        <Attr Name="ImportTime" Val="1613802464"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/mux_1to8.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/mux_1to8.v"/>
        <Attr Name="ImportTime" Val="1611176365"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/top_level_module.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/top_level_module.v"/>
        <Attr Name="ImportTime" Val="1611878907"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okWireOut.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../OneDrive - University of St. Thomas/Research SPI core files/FrontPanelUSB/FrontPanelHDL/XEM7310-A75/okWireOut.v"/>
        <Attr Name="ImportTime" Val="1613802425"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okTriggerOut.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../OneDrive - University of St. Thomas/Research SPI core files/FrontPanelUSB/FrontPanelHDL/XEM7310-A75/okTriggerOut.v"/>
        <Attr Name="ImportTime" Val="1613802439"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/read_AD796x_fifo_cmd.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/read_AD796x_fifo_cmd.v"/>
        <Attr Name="ImportTime" Val="1612412432"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/timescale.v">
      <FileInfo SFType="VHeader">
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/timescale.v"/>
        <Attr Name="ImportTime" Val="1609967031"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_defines.v">
      <FileInfo SFType="VHeader">
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/spi_defines.v"/>
        <Attr Name="ImportTime" Val="1611878297"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/import_ise_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/import_ise_summary.txt"/>
        <Attr Name="ImportTime" Val="1613445668"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A75/okLibrary.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../OneDrive - University of St. Thomas/Research SPI core files/FrontPanelUSB/FrontPanelHDL/XEM7310-A75/okLibrary.v"/>
        <Attr Name="ImportTime" Val="1613803142"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A75/okCoreHarness.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../OneDrive - University of St. Thomas/Research SPI core files/FrontPanelUSB/FrontPanelHDL/XEM7310-A75/okCoreHarness.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/AD7960/AD7960.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Verilog/AD7960/AD7960.v"/>
        <Attr Name="ImportTime" Val="1613798095"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/reset_synchronizer.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AD7961.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A75/okPipeOut.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM7310-A75/okPipeOut.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top_level_module"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/SPI_Master/adc_daq_v1.ucf">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../SPI_Master/adc_daq_v1.ucf"/>
        <Attr Name="ImportTime" Val="1611176365"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/Downloads/xem7310.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/xem7310.xdc"/>
        <Attr Name="ImportTime" Val="1614222117"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="fifo_AD796x"/>
  <BlockFileSet Type="BlockSrcs" Name="fifo_generator_1"/>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
</GenRun>
