
*** Running vivado
    with args -log final.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source final.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source final.tcl -notrace
Command: synth_design -top final -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 322.746 ; gain = 112.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'final' [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/final.vhd:48]
INFO: [Synth 8-638] synthesizing module 'MPG' [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/imports/Downloads/MPG.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MPG' (1#1) [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/imports/Downloads/MPG.vhd:41]
INFO: [Synth 8-638] synthesizing module 'main' [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/main.vhd:43]
INFO: [Synth 8-638] synthesizing module 'mul16a' [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:42]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:65]
INFO: [Synth 8-638] synthesizing module 'sum_elem' [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/sum_elem.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'sum_elem' (2#1) [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/sum_elem.vhd:42]
INFO: [Synth 8-638] synthesizing module 'spt15' [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/spt15.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'spt15' (3#1) [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/spt15.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mul16a' (4#1) [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:42]
INFO: [Synth 8-638] synthesizing module 'mul16b' [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16b.vhd:41]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16b.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'mul16b' (5#1) [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16b.vhd:41]
INFO: [Synth 8-226] default block is never used [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/main.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/main.vhd:43]
INFO: [Synth 8-638] synthesizing module 'input_circuit' [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/input_circuit.vhd:39]
INFO: [Synth 8-638] synthesizing module 'num2' [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/num2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'num2' (7#1) [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/num2.vhd:40]
INFO: [Synth 8-226] default block is never used [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/input_circuit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'num4' [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/num4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'num4' (8#1) [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/num4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'input_circuit' (9#1) [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/input_circuit.vhd:39]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/imports/new/displ7seg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (10#1) [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/imports/new/displ7seg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'final' (11#1) [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/final.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 387.781 ; gain = 177.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin first:tin to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/spt15.vhd:46]
WARNING: [Synth 8-3295] tying undriven pin sum1[0].next1:tin to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/spt15.vhd:54]
WARNING: [Synth 8-3295] tying undriven pin lvl1[0].comp:y to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin lvl1[0].comp:tin to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin lvl1[1].comp:tin to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin lvl1[16].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin lvl1[17].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin lvl1[17].comp:y to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin lvl2[0].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:182]
WARNING: [Synth 8-3295] tying undriven pin lvl2[1].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:182]
WARNING: [Synth 8-3295] tying undriven pin lvl2[2].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:182]
WARNING: [Synth 8-3295] tying undriven pin lvl2[18].comp:y to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:182]
WARNING: [Synth 8-3295] tying undriven pin lvl3[0].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:191]
WARNING: [Synth 8-3295] tying undriven pin lvl3[1].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:191]
WARNING: [Synth 8-3295] tying undriven pin lvl3[2].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:191]
WARNING: [Synth 8-3295] tying undriven pin lvl3[3].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:191]
WARNING: [Synth 8-3295] tying undriven pin lvl3[19].comp:y to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:191]
WARNING: [Synth 8-3295] tying undriven pin lvl4[0].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:200]
WARNING: [Synth 8-3295] tying undriven pin lvl4[1].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:200]
WARNING: [Synth 8-3295] tying undriven pin lvl4[2].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:200]
WARNING: [Synth 8-3295] tying undriven pin lvl4[3].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:200]
WARNING: [Synth 8-3295] tying undriven pin lvl4[4].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:200]
WARNING: [Synth 8-3295] tying undriven pin lvl4[20].comp:y to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:200]
WARNING: [Synth 8-3295] tying undriven pin lvl5[0].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:209]
WARNING: [Synth 8-3295] tying undriven pin lvl5[1].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:209]
WARNING: [Synth 8-3295] tying undriven pin lvl5[2].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:209]
WARNING: [Synth 8-3295] tying undriven pin lvl5[3].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:209]
WARNING: [Synth 8-3295] tying undriven pin lvl5[4].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:209]
WARNING: [Synth 8-3295] tying undriven pin lvl5[5].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:209]
WARNING: [Synth 8-3295] tying undriven pin lvl5[21].comp:y to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:209]
WARNING: [Synth 8-3295] tying undriven pin lvl6[0].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:218]
WARNING: [Synth 8-3295] tying undriven pin lvl6[1].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:218]
WARNING: [Synth 8-3295] tying undriven pin lvl6[2].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:218]
WARNING: [Synth 8-3295] tying undriven pin lvl6[3].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:218]
WARNING: [Synth 8-3295] tying undriven pin lvl6[4].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:218]
WARNING: [Synth 8-3295] tying undriven pin lvl6[5].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:218]
WARNING: [Synth 8-3295] tying undriven pin lvl6[6].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:218]
WARNING: [Synth 8-3295] tying undriven pin lvl6[22].comp:y to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:218]
WARNING: [Synth 8-3295] tying undriven pin lvl7[0].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:227]
WARNING: [Synth 8-3295] tying undriven pin lvl7[1].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:227]
WARNING: [Synth 8-3295] tying undriven pin lvl7[2].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:227]
WARNING: [Synth 8-3295] tying undriven pin lvl7[3].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:227]
WARNING: [Synth 8-3295] tying undriven pin lvl7[4].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:227]
WARNING: [Synth 8-3295] tying undriven pin lvl7[5].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:227]
WARNING: [Synth 8-3295] tying undriven pin lvl7[6].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:227]
WARNING: [Synth 8-3295] tying undriven pin lvl7[7].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:227]
WARNING: [Synth 8-3295] tying undriven pin lvl7[23].comp:y to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:227]
WARNING: [Synth 8-3295] tying undriven pin lvl8[0].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:236]
WARNING: [Synth 8-3295] tying undriven pin lvl8[1].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:236]
WARNING: [Synth 8-3295] tying undriven pin lvl8[2].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:236]
WARNING: [Synth 8-3295] tying undriven pin lvl8[3].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:236]
WARNING: [Synth 8-3295] tying undriven pin lvl8[4].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:236]
WARNING: [Synth 8-3295] tying undriven pin lvl8[5].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:236]
WARNING: [Synth 8-3295] tying undriven pin lvl8[6].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:236]
WARNING: [Synth 8-3295] tying undriven pin lvl8[7].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:236]
WARNING: [Synth 8-3295] tying undriven pin lvl8[8].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:236]
WARNING: [Synth 8-3295] tying undriven pin lvl8[24].comp:y to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:236]
WARNING: [Synth 8-3295] tying undriven pin lvl9[0].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin lvl9[1].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin lvl9[2].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin lvl9[3].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin lvl9[4].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin lvl9[5].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin lvl9[6].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin lvl9[7].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin lvl9[8].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin lvl9[9].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin lvl9[25].comp:y to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin lvl10[0].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin lvl10[1].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin lvl10[2].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin lvl10[3].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin lvl10[4].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin lvl10[5].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin lvl10[6].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin lvl10[7].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin lvl10[8].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin lvl10[9].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin lvl10[10].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin lvl10[26].comp:y to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin lvl11[0].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl11[1].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl11[2].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl11[3].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl11[4].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl11[5].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl11[6].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl11[7].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl11[8].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl11[9].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl11[10].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl11[11].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl11[27].comp:y to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:263]
WARNING: [Synth 8-3295] tying undriven pin lvl12[0].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin lvl12[1].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin lvl12[2].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin lvl12[3].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin lvl12[4].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin lvl12[5].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin lvl12[6].comp:x to constant 0 [E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/mul16a.vhd:272]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 387.781 ; gain = 177.996
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/My Programs/VHDL/semester_project/semester_project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/My Programs/VHDL/semester_project/semester_project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/My Programs/VHDL/semester_project/semester_project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 685.422 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 685.422 ; gain = 475.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 685.422 ; gain = 475.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 685.422 ; gain = 475.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 685.422 ; gain = 475.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 615   
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               92 Bit    Registers := 1     
	               90 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               86 Bit    Registers := 1     
	               84 Bit    Registers := 1     
	               82 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               78 Bit    Registers := 1     
	               76 Bit    Registers := 1     
	               74 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               63 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               61 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               51 Bit    Registers := 1     
	               50 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module final 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sum_elem 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module mul16a 
Detailed RTL Component Info : 
+---Registers : 
	               92 Bit    Registers := 1     
	               90 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               86 Bit    Registers := 1     
	               84 Bit    Registers := 1     
	               82 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               78 Bit    Registers := 1     
	               76 Bit    Registers := 1     
	               74 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module mul16b 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               61 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               51 Bit    Registers := 1     
	               50 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module main 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module num2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module num4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module input_circuit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module displ7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "An0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg3_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg4_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg5_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg6_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg7_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg8_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg9_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg10_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg11_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg12_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg13_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/mul1/reg14_reg[62] )
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg2_reg[67]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg2_reg[50]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg2_reg[2]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg2_reg[1]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg2_reg[0]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg3_reg[69]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg3_reg[52]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg3_reg[51]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg3_reg[3]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg3_reg[2]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg3_reg[1]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg3_reg[0]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg4_reg[71]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg4_reg[54]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg4_reg[53]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg4_reg[52]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg4_reg[4]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg4_reg[3]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg4_reg[2]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg4_reg[1]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg4_reg[0]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg5_reg[73]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg5_reg[56]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg5_reg[55]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg5_reg[54]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg5_reg[53]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg5_reg[5]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg5_reg[4]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg5_reg[3]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg5_reg[2]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg5_reg[1]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg5_reg[0]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[75]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[58]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[57]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[56]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[55]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[54]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[6]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[5]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[4]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[3]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[2]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[1]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg6_reg[0]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[77]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[60]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[59]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[58]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[57]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[56]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[55]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[7]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[6]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[5]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[4]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[3]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[2]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[1]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg7_reg[0]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[79]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[62]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[61]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[60]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[59]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[58]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[57]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[56]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[8]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[7]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[6]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[5]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[4]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[3]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[2]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[1]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg8_reg[0]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[81]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[64]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[63]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[62]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[61]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[60]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[59]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[58]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[57]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[9]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[8]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[7]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[6]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[5]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[4]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[3]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[2]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[1]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg9_reg[0]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg10_reg[83]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg10_reg[66]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg10_reg[65]) is unused and will be removed from module final.
WARNING: [Synth 8-3332] Sequential element (mul/mul1/reg10_reg[64]) is unused and will be removed from module final.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 685.422 ; gain = 475.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:24 . Memory (MB): peak = 685.422 ; gain = 475.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:25 . Memory (MB): peak = 685.422 ; gain = 475.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:27 . Memory (MB): peak = 700.637 ; gain = 490.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 700.637 ; gain = 490.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 700.637 ; gain = 490.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 700.637 ; gain = 490.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 700.637 ; gain = 490.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:29 . Memory (MB): peak = 700.637 ; gain = 490.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:29 . Memory (MB): peak = 700.637 ; gain = 490.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|final       | mul/mul1/reg4_reg[5]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg5_reg[6]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg6_reg[7]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg7_reg[8]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg8_reg[9]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg9_reg[10]  | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg10_reg[11] | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg11_reg[12] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg12_reg[13] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg13_reg[14] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg14_reg[42] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg14_reg[41] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg14_reg[40] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg14_reg[39] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg14_reg[38] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg14_reg[37] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg14_reg[36] | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg14_reg[35] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg14_reg[34] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul1/reg14_reg[33] | 13     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|final       | mul/mul1/reg14_reg[15] | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg4_reg[4]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg5_reg[5]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg6_reg[6]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg7_reg[7]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg8_reg[8]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg9_reg[9]   | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg10_reg[10] | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg11_reg[11] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg12_reg[12] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg13_reg[13] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg14_reg[14] | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg15_reg[43] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg15_reg[42] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg15_reg[41] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg15_reg[40] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg15_reg[39] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg15_reg[38] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg15_reg[37] | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg15_reg[36] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg15_reg[35] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg15_reg[34] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg15_reg[33] | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final       | mul/mul2/reg15_reg[32] | 15     | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     9|
|3     |LUT1   |    46|
|4     |LUT2   |   138|
|5     |LUT3   |    32|
|6     |LUT4   |   508|
|7     |LUT5   |    57|
|8     |LUT6   |   281|
|9     |MUXF7  |     6|
|10    |SRL16E |    46|
|11    |FDRE   |  1113|
|12    |IBUF   |     9|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |  2263|
|2     |  display              |displ7seg       |    77|
|3     |  mpg1                 |MPG             |    43|
|4     |  mpg2                 |MPG_0           |     4|
|5     |  mpg3                 |MPG_1           |     4|
|6     |  mpg4                 |MPG_2           |     4|
|7     |  mpg5                 |MPG_3           |     4|
|8     |  mul                  |main            |  2019|
|9     |    mul1               |mul16a          |  1255|
|10    |      \lvl1[10].comp   |sum_elem_72     |     2|
|11    |      \lvl1[11].comp   |sum_elem_73     |     2|
|12    |      \lvl1[12].comp   |sum_elem_74     |     2|
|13    |      \lvl1[13].comp   |sum_elem_75     |     2|
|14    |      \lvl1[14].comp   |sum_elem_76     |     2|
|15    |      \lvl1[15].comp   |sum_elem_77     |     2|
|16    |      \lvl1[2].comp    |sum_elem_78     |     2|
|17    |      \lvl1[3].comp    |sum_elem_79     |     2|
|18    |      \lvl1[4].comp    |sum_elem_80     |     2|
|19    |      \lvl1[5].comp    |sum_elem_81     |     2|
|20    |      \lvl1[6].comp    |sum_elem_82     |     2|
|21    |      \lvl1[7].comp    |sum_elem_83     |     2|
|22    |      \lvl1[8].comp    |sum_elem_84     |     2|
|23    |      \lvl1[9].comp    |sum_elem_85     |     2|
|24    |      \lvl2[10].comp   |sum_elem_86     |     2|
|25    |      \lvl2[11].comp   |sum_elem_87     |     2|
|26    |      \lvl2[12].comp   |sum_elem_88     |     2|
|27    |      \lvl2[13].comp   |sum_elem_89     |     2|
|28    |      \lvl2[14].comp   |sum_elem_90     |     2|
|29    |      \lvl2[15].comp   |sum_elem_91     |     2|
|30    |      \lvl2[16].comp   |sum_elem_92     |     2|
|31    |      \lvl2[17].comp   |sum_elem_93     |     2|
|32    |      \lvl2[3].comp    |sum_elem_94     |     2|
|33    |      \lvl2[4].comp    |sum_elem_95     |     2|
|34    |      \lvl2[5].comp    |sum_elem_96     |     2|
|35    |      \lvl2[6].comp    |sum_elem_97     |     2|
|36    |      \lvl2[7].comp    |sum_elem_98     |     2|
|37    |      \lvl2[8].comp    |sum_elem_99     |     2|
|38    |      \lvl2[9].comp    |sum_elem_100    |     2|
|39    |      \lvl3[10].comp   |sum_elem_101    |     2|
|40    |      \lvl3[11].comp   |sum_elem_102    |     2|
|41    |      \lvl3[12].comp   |sum_elem_103    |     2|
|42    |      \lvl3[13].comp   |sum_elem_104    |     2|
|43    |      \lvl3[14].comp   |sum_elem_105    |     2|
|44    |      \lvl3[15].comp   |sum_elem_106    |     2|
|45    |      \lvl3[16].comp   |sum_elem_107    |     2|
|46    |      \lvl3[17].comp   |sum_elem_108    |     2|
|47    |      \lvl3[18].comp   |sum_elem_109    |     2|
|48    |      \lvl3[4].comp    |sum_elem_110    |     2|
|49    |      \lvl3[5].comp    |sum_elem_111    |     2|
|50    |      \lvl3[6].comp    |sum_elem_112    |     2|
|51    |      \lvl3[7].comp    |sum_elem_113    |     2|
|52    |      \lvl3[8].comp    |sum_elem_114    |     2|
|53    |      \lvl3[9].comp    |sum_elem_115    |     2|
|54    |      \lvl4[10].comp   |sum_elem_116    |     2|
|55    |      \lvl4[11].comp   |sum_elem_117    |     2|
|56    |      \lvl4[12].comp   |sum_elem_118    |     2|
|57    |      \lvl4[13].comp   |sum_elem_119    |     2|
|58    |      \lvl4[14].comp   |sum_elem_120    |     2|
|59    |      \lvl4[15].comp   |sum_elem_121    |     2|
|60    |      \lvl4[16].comp   |sum_elem_122    |     2|
|61    |      \lvl4[17].comp   |sum_elem_123    |     2|
|62    |      \lvl4[18].comp   |sum_elem_124    |     2|
|63    |      \lvl4[19].comp   |sum_elem_125    |     2|
|64    |      \lvl4[5].comp    |sum_elem_126    |     2|
|65    |      \lvl4[6].comp    |sum_elem_127    |     2|
|66    |      \lvl4[7].comp    |sum_elem_128    |     2|
|67    |      \lvl4[8].comp    |sum_elem_129    |     2|
|68    |      \lvl4[9].comp    |sum_elem_130    |     2|
|69    |      \lvl5[10].comp   |sum_elem_131    |     2|
|70    |      \lvl5[11].comp   |sum_elem_132    |     2|
|71    |      \lvl5[12].comp   |sum_elem_133    |     2|
|72    |      \lvl5[13].comp   |sum_elem_134    |     2|
|73    |      \lvl5[14].comp   |sum_elem_135    |     2|
|74    |      \lvl5[15].comp   |sum_elem_136    |     2|
|75    |      \lvl5[16].comp   |sum_elem_137    |     2|
|76    |      \lvl5[17].comp   |sum_elem_138    |     2|
|77    |      \lvl5[18].comp   |sum_elem_139    |     2|
|78    |      \lvl5[19].comp   |sum_elem_140    |     2|
|79    |      \lvl5[20].comp   |sum_elem_141    |     2|
|80    |      \lvl5[6].comp    |sum_elem_142    |     2|
|81    |      \lvl5[7].comp    |sum_elem_143    |     2|
|82    |      \lvl5[8].comp    |sum_elem_144    |     2|
|83    |      \lvl5[9].comp    |sum_elem_145    |     2|
|84    |      \lvl6[10].comp   |sum_elem_146    |     2|
|85    |      \lvl6[11].comp   |sum_elem_147    |     2|
|86    |      \lvl6[12].comp   |sum_elem_148    |     2|
|87    |      \lvl6[13].comp   |sum_elem_149    |     2|
|88    |      \lvl6[14].comp   |sum_elem_150    |     2|
|89    |      \lvl6[15].comp   |sum_elem_151    |     2|
|90    |      \lvl6[16].comp   |sum_elem_152    |     2|
|91    |      \lvl6[17].comp   |sum_elem_153    |     2|
|92    |      \lvl6[18].comp   |sum_elem_154    |     2|
|93    |      \lvl6[19].comp   |sum_elem_155    |     2|
|94    |      \lvl6[20].comp   |sum_elem_156    |     2|
|95    |      \lvl6[21].comp   |sum_elem_157    |     2|
|96    |      \lvl6[7].comp    |sum_elem_158    |     2|
|97    |      \lvl6[8].comp    |sum_elem_159    |     2|
|98    |      \lvl6[9].comp    |sum_elem_160    |     2|
|99    |      \lvl7[10].comp   |sum_elem_161    |     2|
|100   |      \lvl7[11].comp   |sum_elem_162    |     2|
|101   |      \lvl7[12].comp   |sum_elem_163    |     2|
|102   |      \lvl7[13].comp   |sum_elem_164    |     2|
|103   |      \lvl7[14].comp   |sum_elem_165    |     2|
|104   |      \lvl7[15].comp   |sum_elem_166    |     2|
|105   |      \lvl7[16].comp   |sum_elem_167    |     2|
|106   |      \lvl7[17].comp   |sum_elem_168    |     2|
|107   |      \lvl7[18].comp   |sum_elem_169    |     2|
|108   |      \lvl7[19].comp   |sum_elem_170    |     2|
|109   |      \lvl7[20].comp   |sum_elem_171    |     2|
|110   |      \lvl7[21].comp   |sum_elem_172    |     2|
|111   |      \lvl7[22].comp   |sum_elem_173    |     2|
|112   |      \lvl7[8].comp    |sum_elem_174    |     2|
|113   |      \lvl7[9].comp    |sum_elem_175    |     2|
|114   |      \lvl8[10].comp   |sum_elem_176    |     2|
|115   |      \lvl8[11].comp   |sum_elem_177    |     2|
|116   |      \lvl8[12].comp   |sum_elem_178    |     2|
|117   |      \lvl8[13].comp   |sum_elem_179    |     2|
|118   |      \lvl8[14].comp   |sum_elem_180    |     2|
|119   |      \lvl8[15].comp   |sum_elem_181    |     2|
|120   |      \lvl8[16].comp   |sum_elem_182    |     2|
|121   |      \lvl8[17].comp   |sum_elem_183    |     2|
|122   |      \lvl8[18].comp   |sum_elem_184    |     2|
|123   |      \lvl8[19].comp   |sum_elem_185    |     2|
|124   |      \lvl8[20].comp   |sum_elem_186    |     2|
|125   |      \lvl8[21].comp   |sum_elem_187    |     2|
|126   |      \lvl8[22].comp   |sum_elem_188    |     2|
|127   |      \lvl8[23].comp   |sum_elem_189    |     2|
|128   |      \lvl8[9].comp    |sum_elem_190    |     2|
|129   |      \lvl9[10].comp   |sum_elem_191    |     2|
|130   |      \lvl9[11].comp   |sum_elem_192    |     2|
|131   |      \lvl9[12].comp   |sum_elem_193    |     2|
|132   |      \lvl9[13].comp   |sum_elem_194    |     2|
|133   |      \lvl9[14].comp   |sum_elem_195    |     2|
|134   |      \lvl9[15].comp   |sum_elem_196    |     2|
|135   |      \lvl9[16].comp   |sum_elem_197    |     2|
|136   |      \lvl9[17].comp   |sum_elem_198    |     2|
|137   |      \lvl9[18].comp   |sum_elem_199    |     2|
|138   |      \lvl9[19].comp   |sum_elem_200    |     2|
|139   |      \lvl9[20].comp   |sum_elem_201    |     2|
|140   |      \lvl9[21].comp   |sum_elem_202    |     2|
|141   |      \lvl9[22].comp   |sum_elem_203    |     2|
|142   |      \lvl9[23].comp   |sum_elem_204    |     2|
|143   |      \lvl9[24].comp   |sum_elem_205    |     2|
|144   |      \lvl10[11].comp  |sum_elem        |     2|
|145   |      \lvl10[12].comp  |sum_elem_13     |     2|
|146   |      \lvl10[13].comp  |sum_elem_14     |     2|
|147   |      \lvl10[14].comp  |sum_elem_15     |     2|
|148   |      \lvl10[15].comp  |sum_elem_16     |     2|
|149   |      \lvl10[16].comp  |sum_elem_17     |     2|
|150   |      \lvl10[17].comp  |sum_elem_18     |     2|
|151   |      \lvl10[18].comp  |sum_elem_19     |     2|
|152   |      \lvl10[19].comp  |sum_elem_20     |     2|
|153   |      \lvl10[20].comp  |sum_elem_21     |     2|
|154   |      \lvl10[21].comp  |sum_elem_22     |     2|
|155   |      \lvl10[22].comp  |sum_elem_23     |     2|
|156   |      \lvl10[23].comp  |sum_elem_24     |     2|
|157   |      \lvl10[24].comp  |sum_elem_25     |     2|
|158   |      \lvl10[25].comp  |sum_elem_26     |     2|
|159   |      \lvl11[12].comp  |sum_elem_27     |     2|
|160   |      \lvl11[13].comp  |sum_elem_28     |     2|
|161   |      \lvl11[14].comp  |sum_elem_29     |     2|
|162   |      \lvl11[15].comp  |sum_elem_30     |     2|
|163   |      \lvl11[16].comp  |sum_elem_31     |     2|
|164   |      \lvl11[17].comp  |sum_elem_32     |     2|
|165   |      \lvl11[18].comp  |sum_elem_33     |     2|
|166   |      \lvl11[19].comp  |sum_elem_34     |     2|
|167   |      \lvl11[20].comp  |sum_elem_35     |     2|
|168   |      \lvl11[21].comp  |sum_elem_36     |     2|
|169   |      \lvl11[22].comp  |sum_elem_37     |     2|
|170   |      \lvl11[23].comp  |sum_elem_38     |     2|
|171   |      \lvl11[24].comp  |sum_elem_39     |     2|
|172   |      \lvl11[25].comp  |sum_elem_40     |     2|
|173   |      \lvl11[26].comp  |sum_elem_41     |     2|
|174   |      \lvl12[13].comp  |sum_elem_42     |     2|
|175   |      \lvl12[14].comp  |sum_elem_43     |     2|
|176   |      \lvl12[15].comp  |sum_elem_44     |     2|
|177   |      \lvl12[16].comp  |sum_elem_45     |     2|
|178   |      \lvl12[17].comp  |sum_elem_46     |     2|
|179   |      \lvl12[18].comp  |sum_elem_47     |     2|
|180   |      \lvl12[19].comp  |sum_elem_48     |     2|
|181   |      \lvl12[20].comp  |sum_elem_49     |     2|
|182   |      \lvl12[21].comp  |sum_elem_50     |     2|
|183   |      \lvl12[22].comp  |sum_elem_51     |     2|
|184   |      \lvl12[23].comp  |sum_elem_52     |     2|
|185   |      \lvl12[24].comp  |sum_elem_53     |     2|
|186   |      \lvl12[25].comp  |sum_elem_54     |     2|
|187   |      \lvl12[26].comp  |sum_elem_55     |     2|
|188   |      \lvl12[27].comp  |sum_elem_56     |     2|
|189   |      \lvl13[14].comp  |sum_elem_57     |     2|
|190   |      \lvl13[15].comp  |sum_elem_58     |     2|
|191   |      \lvl13[16].comp  |sum_elem_59     |     2|
|192   |      \lvl13[17].comp  |sum_elem_60     |     2|
|193   |      \lvl13[18].comp  |sum_elem_61     |     2|
|194   |      \lvl13[19].comp  |sum_elem_62     |     2|
|195   |      \lvl13[20].comp  |sum_elem_63     |     2|
|196   |      \lvl13[21].comp  |sum_elem_64     |     2|
|197   |      \lvl13[22].comp  |sum_elem_65     |     2|
|198   |      \lvl13[23].comp  |sum_elem_66     |     2|
|199   |      \lvl13[24].comp  |sum_elem_67     |     2|
|200   |      \lvl13[25].comp  |sum_elem_68     |     2|
|201   |      \lvl13[26].comp  |sum_elem_69     |     2|
|202   |      \lvl13[27].comp  |sum_elem_70     |     2|
|203   |      \lvl13[28].comp  |sum_elem_71     |     2|
|204   |    mul2               |mul16b          |   764|
|205   |  op_x                 |input_circuit   |    41|
|206   |    num1_map           |num4_8          |     8|
|207   |    num2_map           |num4_9          |     8|
|208   |    num3_map           |num4_10         |     8|
|209   |    num4_map           |num4_11         |     9|
|210   |    sel_num            |num2_12         |     8|
|211   |  op_y                 |input_circuit_4 |    40|
|212   |    num1_map           |num4            |     8|
|213   |    num2_map           |num4_5          |     8|
|214   |    num3_map           |num4_6          |     8|
|215   |    num4_map           |num4_7          |     8|
|216   |    sel_num            |num2            |     8|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:29 . Memory (MB): peak = 700.637 ; gain = 490.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 564 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 700.637 ; gain = 153.230
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:29 . Memory (MB): peak = 700.637 ; gain = 490.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:18 . Memory (MB): peak = 700.637 ; gain = 461.836
INFO: [Common 17-1381] The checkpoint 'E:/My Programs/VHDL/semester_project/semester_project.runs/synth_1/final.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 700.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 04 14:45:40 2017...
