set SOURCE_VERILOG_FILES {

}

set SOURCE_INCLUDE_FILES {
    ./

}

set SOURCE_IP_XCI_FILES {
}

set SOURCE_IP_SIM_NETLIST_FILE {
}

set SOURCE_TOP_FILE             ${SOURCE_ROOT}/i2c.v

set SOURCE_TOP_TESTBENCH_FILE   ./sim_rtl/tb_i2c.v

set SOURCE_VERILOG_GLOBAL_FILE  C:/Xilinx/Vivado/2023.2/data/verilog/src/glbl.v

