
GccBoardProject1.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000754c  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80009600  80009600  00009a00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000b60  80009800  80009800  00009c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         00000524  00000008  8000a360  0000a808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  0000052c  8000a884  0000ad2c  2**0
                  ALLOC
  8 .bss          000002f0  00000530  00000530  00000000  2**2
                  ALLOC
  9 .heap         000027e0  00000820  00000820  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000ad2c  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00000d98  00000000  00000000  0000ad60  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00001adc  00000000  00000000  0000baf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   000286ce  00000000  00000000  0000d5d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000582c  00000000  00000000  00035ca2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000ec9b  00000000  00000000  0003b4ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002058  00000000  00000000  0004a16c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000558d  00000000  00000000  0004c1c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000a721  00000000  00000000  00051751  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 00797142  00000000  00000000  0005be72  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  00003000  00003000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00001038  00000000  00000000  007f2fb4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf f2 b0 	sub	pc,pc,-3408

Disassembly of section .text:

80002004 <twim_master_interrupt_handler>:
80002004:	4a e8       	lddpc	r8,800020bc <twim_master_interrupt_handler+0xb8>
80002006:	70 08       	ld.w	r8,r8[0x0]
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80002008:	70 79       	ld.w	r9,r8[0x1c]
8000200a:	4a ea       	lddpc	r10,800020c0 <twim_master_interrupt_handler+0xbc>
8000200c:	74 0a       	ld.w	r10,r10[0x0]
8000200e:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80002012:	12 9a       	mov	r10,r9
80002014:	e2 1a 07 00 	andl	r10,0x700,COH
80002018:	c1 40       	breq	80002040 <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
8000201a:	e2 19 03 00 	andl	r9,0x300,COH
8000201e:	f9 b9 01 fc 	movne	r9,-4
80002022:	f9 b9 00 fe 	moveq	r9,-2
80002026:	4a 8a       	lddpc	r10,800020c4 <twim_master_interrupt_handler+0xc0>
80002028:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
8000202a:	70 3a       	ld.w	r10,r8[0xc]
8000202c:	30 09       	mov	r9,0
8000202e:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80002032:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80002034:	3f fa       	mov	r10,-1
80002036:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
80002038:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
8000203a:	4a 48       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000203c:	b0 89       	st.b	r8[0x0],r9
8000203e:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80002040:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80002044:	c1 30       	breq	8000206a <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80002046:	4a 2a       	lddpc	r10,800020cc <twim_master_interrupt_handler+0xc8>
80002048:	70 5b       	ld.w	r11,r8[0x14]
8000204a:	74 09       	ld.w	r9,r10[0x0]
8000204c:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
8000204e:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80002050:	4a 09       	lddpc	r9,800020d0 <twim_master_interrupt_handler+0xcc>
80002052:	72 0a       	ld.w	r10,r9[0x0]
80002054:	20 1a       	sub	r10,1
80002056:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80002058:	72 09       	ld.w	r9,r9[0x0]
8000205a:	58 09       	cp.w	r9,0
8000205c:	c2 f1       	brne	800020ba <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
8000205e:	30 19       	mov	r9,1
80002060:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002062:	30 09       	mov	r9,0
80002064:	49 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002066:	b0 89       	st.b	r8[0x0],r9
80002068:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
8000206a:	e2 19 00 02 	andl	r9,0x2,COH
8000206e:	c2 60       	breq	800020ba <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80002070:	49 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
80002072:	72 09       	ld.w	r9,r9[0x0]
80002074:	58 09       	cp.w	r9,0
80002076:	c0 71       	brne	80002084 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80002078:	30 29       	mov	r9,2
8000207a:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
8000207c:	30 09       	mov	r9,0
8000207e:	49 38       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002080:	b0 89       	st.b	r8[0x0],r9
80002082:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80002084:	49 5a       	lddpc	r10,800020d8 <twim_master_interrupt_handler+0xd4>
80002086:	74 09       	ld.w	r9,r10[0x0]
80002088:	13 3b       	ld.ub	r11,r9++
8000208a:	91 6b       	st.w	r8[0x18],r11
8000208c:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
8000208e:	49 28       	lddpc	r8,800020d4 <twim_master_interrupt_handler+0xd0>
80002090:	70 09       	ld.w	r9,r8[0x0]
80002092:	20 19       	sub	r9,1
80002094:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80002096:	70 08       	ld.w	r8,r8[0x0]
80002098:	58 08       	cp.w	r8,0
8000209a:	c1 01       	brne	800020ba <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
8000209c:	48 b8       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000209e:	11 88       	ld.ub	r8,r8[0x0]
800020a0:	58 08       	cp.w	r8,0
800020a2:	c0 c0       	breq	800020ba <twim_master_interrupt_handler+0xb6>
					twim_next = false;
800020a4:	30 09       	mov	r9,0
800020a6:	48 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
800020a8:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
800020aa:	48 d8       	lddpc	r8,800020dc <twim_master_interrupt_handler+0xd8>
800020ac:	70 08       	ld.w	r8,r8[0x0]
800020ae:	70 3a       	ld.w	r10,r8[0xc]
800020b0:	48 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
800020b2:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
800020b4:	70 29       	ld.w	r9,r8[0x8]
800020b6:	48 98       	lddpc	r8,800020d8 <twim_master_interrupt_handler+0xd4>
800020b8:	91 09       	st.w	r8[0x0],r9
800020ba:	d6 03       	rete
800020bc:	00 00       	add	r0,r0
800020be:	05 30       	ld.ub	r0,r2++
800020c0:	00 00       	add	r0,r0
800020c2:	05 44       	ld.w	r4,--r2
800020c4:	00 00       	add	r0,r0
800020c6:	05 3c       	ld.ub	r12,r2++
800020c8:	00 00       	add	r0,r0
800020ca:	05 48       	ld.w	r8,--r2
800020cc:	00 00       	add	r0,r0
800020ce:	05 34       	ld.ub	r4,r2++
800020d0:	00 00       	add	r0,r0
800020d2:	05 38       	ld.ub	r8,r2++
800020d4:	00 00       	add	r0,r0
800020d6:	05 50       	ld.sh	r0,--r2
800020d8:	00 00       	add	r0,r0
800020da:	05 40       	ld.w	r0,--r2
800020dc:	00 00       	add	r0,r0
800020de:	05 4c       	ld.w	r12,--r2

800020e0 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
800020e0:	eb cd 40 80 	pushm	r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
800020e4:	f4 0b 0d 0a 	divu	r10,r10,r11
800020e8:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800020ec:	e0 48 00 ff 	cp.w	r8,255
800020f0:	e0 8b 00 04 	brhi	800020f8 <twim_set_speed+0x18>
800020f4:	30 09       	mov	r9,0
800020f6:	c1 a8       	rjmp	8000212a <twim_set_speed+0x4a>
800020f8:	30 09       	mov	r9,0
800020fa:	30 77       	mov	r7,7
800020fc:	30 0e       	mov	lr,0
		// increase clock divider
		cwgr_exp++;
800020fe:	2f f9       	sub	r9,-1
80002100:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80002102:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80002104:	e0 48 00 ff 	cp.w	r8,255
80002108:	5f bb       	srhi	r11
8000210a:	ee 09 18 00 	cp.b	r9,r7
8000210e:	5f 8a       	srls	r10
80002110:	f7 ea 00 0a 	and	r10,r11,r10
80002114:	fc 0a 18 00 	cp.b	r10,lr
80002118:	cf 31       	brne	800020fe <twim_set_speed+0x1e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
8000211a:	30 7a       	mov	r10,7
8000211c:	f4 09 18 00 	cp.b	r9,r10
80002120:	e0 88 00 05 	brls	8000212a <twim_set_speed+0x4a>
80002124:	3f 8c       	mov	r12,-8
80002126:	e3 cd 80 80 	ldm	sp++,r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
8000212a:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
8000212e:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80002132:	14 18       	sub	r8,r10
80002134:	f7 e8 10 88 	or	r8,r11,r8<<0x8
80002138:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
8000213c:	99 19       	st.w	r12[0x4],r9
8000213e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002142:	d7 03       	nop

80002144 <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80002144:	48 38       	lddpc	r8,80002150 <twim_status+0xc>
80002146:	70 08       	ld.w	r8,r8[0x0]
80002148:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
8000214a:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
8000214e:	5e fc       	retal	r12
80002150:	00 00       	add	r0,r0
80002152:	05 30       	ld.ub	r0,r2++

80002154 <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002154:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
80002158:	e6 18 00 01 	andh	r8,0x1,COH
8000215c:	c0 21       	brne	80002160 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
8000215e:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80002160:	3f f8       	mov	r8,-1
80002162:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80002164:	99 b8       	st.w	r12[0x2c],r8
}
80002166:	5e fc       	retal	r12

80002168 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80002168:	eb cd 40 fc 	pushm	r2-r7,lr
8000216c:	16 94       	mov	r4,r11
8000216e:	14 97       	mov	r7,r10
80002170:	12 93       	mov	r3,r9
80002172:	10 92       	mov	r2,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002174:	30 15       	mov	r5,1
80002176:	99 05       	st.w	r12[0x0],r5
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002178:	e0 68 00 80 	mov	r8,128
8000217c:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000217e:	30 28       	mov	r8,2
80002180:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002182:	49 d6       	lddpc	r6,800021f4 <twim_write+0x8c>
80002184:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002186:	f0 1f 00 1d 	mcall	800021f8 <twim_write+0x90>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000218a:	49 d8       	lddpc	r8,800021fc <twim_write+0x94>
8000218c:	91 04       	st.w	r8[0x0],r4
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
8000218e:	49 d8       	lddpc	r8,80002200 <twim_write+0x98>
80002190:	91 07       	st.w	r8[0x0],r7
	// Set next transfer to false
	twim_next = false;
80002192:	30 09       	mov	r9,0
80002194:	49 c8       	lddpc	r8,80002204 <twim_write+0x9c>
80002196:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002198:	49 c9       	lddpc	r9,80002208 <twim_write+0xa0>
8000219a:	30 08       	mov	r8,0
8000219c:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
8000219e:	6c 08       	ld.w	r8,r6[0x0]
800021a0:	b1 67       	lsl	r7,0x10
800021a2:	e8 17 e0 00 	orl	r7,0xe000
800021a6:	ef e3 10 13 	or	r3,r7,r3<<0x1
800021aa:	e7 e2 10 b2 	or	r2,r3,r2<<0xb
800021ae:	91 32       	st.w	r8[0xc],r2
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800021b0:	49 7a       	lddpc	r10,8000220c <twim_write+0xa4>
800021b2:	e0 6b 03 02 	mov	r11,770
800021b6:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800021b8:	74 0a       	ld.w	r10,r10[0x0]
800021ba:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800021bc:	91 05       	st.w	r8[0x0],r5
	// Enable all interrupts
	cpu_irq_enable ();
800021be:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021c0:	72 08       	ld.w	r8,r9[0x0]
800021c2:	58 08       	cp.w	r8,0
800021c4:	c0 80       	breq	800021d4 <twim_write+0x6c>
800021c6:	c0 b8       	rjmp	800021dc <twim_write+0x74>
		cpu_relax();
800021c8:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021cc:	6e 08       	ld.w	r8,r7[0x0]
800021ce:	58 08       	cp.w	r8,0
800021d0:	c0 30       	breq	800021d6 <twim_write+0x6e>
800021d2:	c0 58       	rjmp	800021dc <twim_write+0x74>
800021d4:	48 d7       	lddpc	r7,80002208 <twim_write+0xa0>
800021d6:	f0 1f 00 0f 	mcall	80002210 <twim_write+0xa8>
800021da:	cf 70       	breq	800021c8 <twim_write+0x60>
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021dc:	48 b8       	lddpc	r8,80002208 <twim_write+0xa0>
800021de:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e0:	5b c8       	cp.w	r8,-4
800021e2:	c0 70       	breq	800021f0 <twim_write+0x88>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021e4:	48 98       	lddpc	r8,80002208 <twim_write+0xa0>
800021e6:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e8:	5b e8       	cp.w	r8,-2
800021ea:	c0 30       	breq	800021f0 <twim_write+0x88>
800021ec:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800021f0:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
800021f4:	00 00       	add	r0,r0
800021f6:	05 30       	ld.ub	r0,r2++
800021f8:	80 00       	ld.sh	r0,r0[0x0]
800021fa:	21 54       	sub	r4,21
800021fc:	00 00       	add	r0,r0
800021fe:	05 40       	ld.w	r0,--r2
80002200:	00 00       	add	r0,r0
80002202:	05 50       	ld.sh	r0,--r2
80002204:	00 00       	add	r0,r0
80002206:	05 48       	ld.w	r8,--r2
80002208:	00 00       	add	r0,r0
8000220a:	05 3c       	ld.ub	r12,r2++
8000220c:	00 00       	add	r0,r0
8000220e:	05 44       	ld.w	r4,--r2
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	21 44       	sub	r4,20

80002214 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80002214:	d4 01       	pushm	lr
80002216:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
80002218:	30 08       	mov	r8,0
8000221a:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
8000221c:	30 08       	mov	r8,0
8000221e:	16 99       	mov	r9,r11
80002220:	10 9a       	mov	r10,r8
80002222:	1a 9b       	mov	r11,sp
80002224:	f0 1f 00 02 	mcall	8000222c <twim_probe+0x18>
}
80002228:	2f fd       	sub	sp,-4
8000222a:	d8 02       	popm	pc
8000222c:	80 00       	ld.sh	r0,r0[0x0]
8000222e:	21 68       	sub	r8,22

80002230 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80002230:	eb cd 40 c0 	pushm	r6-r7,lr
80002234:	18 96       	mov	r6,r12
80002236:	16 97       	mov	r7,r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002238:	30 28       	mov	r8,2
8000223a:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
8000223c:	4b 78       	lddpc	r8,80002318 <twim_read_packet+0xe8>
8000223e:	91 0c       	st.w	r8[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002240:	f0 1f 00 37 	mcall	8000231c <twim_read_packet+0xec>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
80002244:	6e 29       	ld.w	r9,r7[0x8]
80002246:	4b 78       	lddpc	r8,80002320 <twim_read_packet+0xf0>
80002248:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
8000224a:	6e 39       	ld.w	r9,r7[0xc]
8000224c:	4b 68       	lddpc	r8,80002324 <twim_read_packet+0xf4>
8000224e:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
80002250:	30 08       	mov	r8,0
80002252:	4b 6a       	lddpc	r10,80002328 <twim_read_packet+0xf8>
80002254:	b4 88       	st.b	r10[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002256:	30 0b       	mov	r11,0
80002258:	4b 5a       	lddpc	r10,8000232c <twim_read_packet+0xfc>
8000225a:	95 0b       	st.w	r10[0x0],r11
	//check if internal address access is performed
	if (package->addr_length) {
8000225c:	0f fa       	ld.ub	r10,r7[0x7]
8000225e:	f0 0a 18 00 	cp.b	r10,r8
80002262:	c2 50       	breq	800022ac <twim_read_packet+0x7c>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80002264:	4a d8       	lddpc	r8,80002318 <twim_read_packet+0xe8>
80002266:	70 08       	ld.w	r8,r8[0x0]
80002268:	30 19       	mov	r9,1
8000226a:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
8000226c:	e0 69 00 80 	mov	r9,128
80002270:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80002272:	30 29       	mov	r9,2
80002274:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80002276:	ee ca ff fc 	sub	r10,r7,-4
8000227a:	4a e9       	lddpc	r9,80002330 <twim_read_packet+0x100>
8000227c:	93 0a       	st.w	r9[0x0],r10
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
8000227e:	0f f9       	ld.ub	r9,r7[0x7]
80002280:	4a da       	lddpc	r10,80002334 <twim_read_packet+0x104>
80002282:	95 09       	st.w	r10[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80002284:	e0 6b 07 03 	mov	r11,1795
80002288:	4a ca       	lddpc	r10,80002338 <twim_read_packet+0x108>
8000228a:	95 0b       	st.w	r10[0x0],r11
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000228c:	6e 0a       	ld.w	r10,r7[0x0]
8000228e:	a1 7a       	lsl	r10,0x1
80002290:	e8 1a a0 00 	orl	r10,0xa000
80002294:	f5 e9 11 09 	or	r9,r10,r9<<0x10
80002298:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
8000229a:	6e 0a       	ld.w	r10,r7[0x0]
8000229c:	6e 39       	ld.w	r9,r7[0xc]
8000229e:	b1 69       	lsl	r9,0x10
800022a0:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022a4:	e8 19 e0 01 	orl	r9,0xe001
800022a8:	91 49       	st.w	r8[0x10],r9
800022aa:	c1 18       	rjmp	800022cc <twim_read_packet+0x9c>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
800022ac:	30 0a       	mov	r10,0
800022ae:	4a 28       	lddpc	r8,80002334 <twim_read_packet+0x104>
800022b0:	91 0a       	st.w	r8[0x0],r10
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
800022b2:	e0 6a 07 01 	mov	r10,1793
800022b6:	4a 18       	lddpc	r8,80002338 <twim_read_packet+0x108>
800022b8:	91 0a       	st.w	r8[0x0],r10
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800022ba:	49 88       	lddpc	r8,80002318 <twim_read_packet+0xe8>
800022bc:	70 08       	ld.w	r8,r8[0x0]
800022be:	6e 0a       	ld.w	r10,r7[0x0]
800022c0:	b1 69       	lsl	r9,0x10
800022c2:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022c6:	e8 19 e0 01 	orl	r9,0xe001
800022ca:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800022cc:	49 38       	lddpc	r8,80002318 <twim_read_packet+0xe8>
800022ce:	70 08       	ld.w	r8,r8[0x0]
800022d0:	49 a9       	lddpc	r9,80002338 <twim_read_packet+0x108>
800022d2:	72 09       	ld.w	r9,r9[0x0]
800022d4:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800022d6:	30 18       	mov	r8,1
800022d8:	8d 08       	st.w	r6[0x0],r8
	// Enable all interrupts
	cpu_irq_enable ();
800022da:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022dc:	49 48       	lddpc	r8,8000232c <twim_read_packet+0xfc>
800022de:	70 08       	ld.w	r8,r8[0x0]
800022e0:	58 08       	cp.w	r8,0
800022e2:	c0 80       	breq	800022f2 <twim_read_packet+0xc2>
800022e4:	c0 b8       	rjmp	800022fa <twim_read_packet+0xca>
		cpu_relax();
800022e6:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022ea:	6e 08       	ld.w	r8,r7[0x0]
800022ec:	58 08       	cp.w	r8,0
800022ee:	c0 30       	breq	800022f4 <twim_read_packet+0xc4>
800022f0:	c0 58       	rjmp	800022fa <twim_read_packet+0xca>
800022f2:	48 f7       	lddpc	r7,8000232c <twim_read_packet+0xfc>
800022f4:	f0 1f 00 12 	mcall	8000233c <twim_read_packet+0x10c>
800022f8:	cf 70       	breq	800022e6 <twim_read_packet+0xb6>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800022fa:	30 28       	mov	r8,2
800022fc:	8d 08       	st.w	r6[0x0],r8
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800022fe:	48 c8       	lddpc	r8,8000232c <twim_read_packet+0xfc>
80002300:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80002302:	5b c8       	cp.w	r8,-4
80002304:	c0 70       	breq	80002312 <twim_read_packet+0xe2>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002306:	48 a8       	lddpc	r8,8000232c <twim_read_packet+0xfc>
80002308:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
8000230a:	5b e8       	cp.w	r8,-2
8000230c:	c0 30       	breq	80002312 <twim_read_packet+0xe2>
8000230e:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80002312:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
80002316:	00 00       	add	r0,r0
80002318:	00 00       	add	r0,r0
8000231a:	05 30       	ld.ub	r0,r2++
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	21 54       	sub	r4,21
80002320:	00 00       	add	r0,r0
80002322:	05 34       	ld.ub	r4,r2++
80002324:	00 00       	add	r0,r0
80002326:	05 38       	ld.ub	r8,r2++
80002328:	00 00       	add	r0,r0
8000232a:	05 48       	ld.w	r8,--r2
8000232c:	00 00       	add	r0,r0
8000232e:	05 3c       	ld.ub	r12,r2++
80002330:	00 00       	add	r0,r0
80002332:	05 40       	ld.w	r0,--r2
80002334:	00 00       	add	r0,r0
80002336:	05 50       	ld.sh	r0,--r2
80002338:	00 00       	add	r0,r0
8000233a:	05 44       	ld.w	r4,--r2
8000233c:	80 00       	ld.sh	r0,r0[0x0]
8000233e:	21 44       	sub	r4,20

80002340 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80002340:	eb cd 40 e0 	pushm	r5-r7,lr
80002344:	18 97       	mov	r7,r12
80002346:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002348:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000234c:	30 0a       	mov	r10,0
8000234e:	4a 69       	lddpc	r9,800023e4 <twim_master_init+0xa4>
80002350:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80002352:	e6 18 00 01 	andh	r8,0x1,COH
80002356:	c0 b1       	brne	8000236c <twim_master_init+0x2c>
		cpu_irq_disable ();
80002358:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
8000235a:	3f f8       	mov	r8,-1
8000235c:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000235e:	30 18       	mov	r8,1
80002360:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002362:	e0 68 00 80 	mov	r8,128
80002366:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
80002368:	d5 03       	csrf	0x10
8000236a:	c0 88       	rjmp	8000237a <twim_master_init+0x3a>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
8000236c:	3f f8       	mov	r8,-1
8000236e:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002370:	30 18       	mov	r8,1
80002372:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002374:	e0 68 00 80 	mov	r8,128
80002378:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
8000237a:	3f f8       	mov	r8,-1
8000237c:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000237e:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002382:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
80002384:	30 1a       	mov	r10,1
80002386:	e0 6b 02 80 	mov	r11,640
8000238a:	49 8c       	lddpc	r12,800023e8 <twim_master_init+0xa8>
8000238c:	f0 1f 00 18 	mcall	800023ec <twim_master_init+0xac>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002390:	e6 16 00 01 	andh	r6,0x1,COH
80002394:	c0 21       	brne	80002398 <twim_master_init+0x58>
      cpu_irq_enable();
80002396:	d5 03       	csrf	0x10
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
80002398:	eb 39 00 0c 	ld.ub	r9,r5[12]
8000239c:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
8000239e:	f0 09 18 00 	cp.b	r9,r8
800023a2:	f9 b8 01 10 	movne	r8,16
800023a6:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
800023aa:	f9 b8 01 ff 	movne	r8,-1
800023ae:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800023b2:	6a 0a       	ld.w	r10,r5[0x0]
800023b4:	6a 1b       	ld.w	r11,r5[0x4]
800023b6:	0e 9c       	mov	r12,r7
800023b8:	f0 1f 00 0e 	mcall	800023f0 <twim_master_init+0xb0>
800023bc:	5b 8c       	cp.w	r12,-8
800023be:	c1 00       	breq	800023de <twim_master_init+0x9e>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800023c0:	6a 2b       	ld.w	r11,r5[0x8]
800023c2:	0e 9c       	mov	r12,r7
800023c4:	f0 1f 00 0c 	mcall	800023f4 <twim_master_init+0xb4>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023c8:	48 78       	lddpc	r8,800023e4 <twim_master_init+0xa4>
800023ca:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023cc:	5b c8       	cp.w	r8,-4
800023ce:	c0 70       	breq	800023dc <twim_master_init+0x9c>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023d0:	48 58       	lddpc	r8,800023e4 <twim_master_init+0xa4>
800023d2:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023d4:	5b e8       	cp.w	r8,-2
800023d6:	c0 30       	breq	800023dc <twim_master_init+0x9c>
800023d8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800023dc:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
800023de:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800023e2:	00 00       	add	r0,r0
800023e4:	00 00       	add	r0,r0
800023e6:	05 3c       	ld.ub	r12,r2++
800023e8:	80 00       	ld.sh	r0,r0[0x0]
800023ea:	20 04       	sub	r4,0
800023ec:	80 00       	ld.sh	r0,r0[0x0]
800023ee:	26 dc       	sub	r12,109
800023f0:	80 00       	ld.sh	r0,r0[0x0]
800023f2:	20 e0       	sub	r0,14
800023f4:	80 00       	ld.sh	r0,r0[0x0]
800023f6:	22 14       	sub	r4,33

800023f8 <eic_init>:
#include "eic.h"



void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
800023f8:	eb cd 40 e0 	pushm	r5-r7,lr
	int i;
	for (i = 0; i < nb_lines; i++)
800023fc:	58 0a       	cp.w	r10,0
800023fe:	c6 30       	breq	800024c4 <eic_init+0xcc>
80002400:	30 08       	mov	r8,0
80002402:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002404:	30 19       	mov	r9,1
80002406:	30 1e       	mov	lr,1
80002408:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000240c:	f6 08 00 18 	add	r8,r11,r8<<0x1
80002410:	11 96       	ld.ub	r6,r8[0x1]
80002412:	f2 06 18 00 	cp.b	r6,r9
80002416:	c0 71       	brne	80002424 <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
80002418:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000241a:	11 86       	ld.ub	r6,r8[0x0]
8000241c:	fc 06 09 46 	lsl	r6,lr,r6
80002420:	0a 46       	or	r6,r5
80002422:	c0 78       	rjmp	80002430 <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
80002424:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002426:	11 86       	ld.ub	r6,r8[0x0]
80002428:	fc 06 09 46 	lsl	r6,lr,r6
8000242c:	5c d6       	com	r6
8000242e:	0a 66       	and	r6,r5
80002430:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002432:	11 a6       	ld.ub	r6,r8[0x2]
80002434:	f2 06 18 00 	cp.b	r6,r9
80002438:	c0 71       	brne	80002446 <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
8000243a:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
8000243c:	11 86       	ld.ub	r6,r8[0x0]
8000243e:	fc 06 09 46 	lsl	r6,lr,r6
80002442:	0a 46       	or	r6,r5
80002444:	c0 78       	rjmp	80002452 <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
80002446:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002448:	11 86       	ld.ub	r6,r8[0x0]
8000244a:	fc 06 09 46 	lsl	r6,lr,r6
8000244e:	5c d6       	com	r6
80002450:	0a 66       	and	r6,r5
80002452:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002454:	11 b6       	ld.ub	r6,r8[0x3]
80002456:	f2 06 18 00 	cp.b	r6,r9
8000245a:	c0 71       	brne	80002468 <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
8000245c:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000245e:	11 86       	ld.ub	r6,r8[0x0]
80002460:	fc 06 09 46 	lsl	r6,lr,r6
80002464:	0a 46       	or	r6,r5
80002466:	c0 78       	rjmp	80002474 <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
80002468:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000246a:	11 86       	ld.ub	r6,r8[0x0]
8000246c:	fc 06 09 46 	lsl	r6,lr,r6
80002470:	5c d6       	com	r6
80002472:	0a 66       	and	r6,r5
80002474:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002476:	11 c6       	ld.ub	r6,r8[0x4]
80002478:	f2 06 18 00 	cp.b	r6,r9
8000247c:	c0 71       	brne	8000248a <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
8000247e:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002480:	11 86       	ld.ub	r6,r8[0x0]
80002482:	fc 06 09 46 	lsl	r6,lr,r6
80002486:	0a 46       	or	r6,r5
80002488:	c0 78       	rjmp	80002496 <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
8000248a:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
8000248c:	11 86       	ld.ub	r6,r8[0x0]
8000248e:	fc 06 09 46 	lsl	r6,lr,r6
80002492:	5c d6       	com	r6
80002494:	0a 66       	and	r6,r5
80002496:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
80002498:	11 d6       	ld.ub	r6,r8[0x5]
8000249a:	f2 06 18 00 	cp.b	r6,r9
8000249e:	c0 71       	brne	800024ac <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
800024a0:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024a2:	11 88       	ld.ub	r8,r8[0x0]
800024a4:	fc 08 09 48 	lsl	r8,lr,r8
800024a8:	0c 48       	or	r8,r6
800024aa:	c0 78       	rjmp	800024b8 <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
800024ac:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024ae:	11 88       	ld.ub	r8,r8[0x0]
800024b0:	fc 08 09 48 	lsl	r8,lr,r8
800024b4:	5c d8       	com	r8
800024b6:	0c 68       	and	r8,r6
800024b8:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
800024ba:	2f f7       	sub	r7,-1
800024bc:	0e 98       	mov	r8,r7
800024be:	0e 3a       	cp.w	r10,r7
800024c0:	fe 9b ff a4 	brhi	80002408 <eic_init+0x10>
800024c4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800024c8 <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
800024c8:	30 18       	mov	r8,1
800024ca:	f0 0b 09 48 	lsl	r8,r8,r11
800024ce:	99 c8       	st.w	r12[0x30],r8
}
800024d0:	5e fc       	retal	r12

800024d2 <eic_enable_interrupt_line>:
}

void eic_enable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->ier = 1 << line_number;
800024d2:	30 18       	mov	r8,1
800024d4:	f0 0b 09 48 	lsl	r8,r8,r11
800024d8:	99 08       	st.w	r12[0x0],r8
}
800024da:	5e fc       	retal	r12

800024dc <eic_clear_interrupt_line>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800024dc:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800024e0:	d3 03       	ssrf	0x10

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
800024e2:	30 19       	mov	r9,1
800024e4:	f2 0b 09 4b 	lsl	r11,r9,r11
800024e8:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
800024ea:	78 39       	ld.w	r9,r12[0xc]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800024ec:	e6 18 00 01 	andh	r8,0x1,COH
800024f0:	c0 21       	brne	800024f4 <eic_clear_interrupt_line+0x18>
      cpu_irq_enable();
800024f2:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
800024f4:	5e fc       	retal	r12
800024f6:	d7 03       	nop

800024f8 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800024f8:	f8 08 16 05 	lsr	r8,r12,0x5
800024fc:	a9 78       	lsl	r8,0x9
800024fe:	e0 28 d4 00 	sub	r8,54272

	/* Enable the correct function. */
	switch (function) {
80002502:	58 7b       	cp.w	r11,7
80002504:	e0 8b 00 05 	brhi	8000250e <gpio_enable_module_pin+0x16>
80002508:	4a 09       	lddpc	r9,80002588 <gpio_enable_module_pin+0x90>
8000250a:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
8000250e:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002510:	30 19       	mov	r9,1
80002512:	f2 0c 09 49 	lsl	r9,r9,r12
80002516:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002518:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000251a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000251c:	c3 18       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000251e:	30 19       	mov	r9,1
80002520:	f2 0c 09 49 	lsl	r9,r9,r12
80002524:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002526:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002528:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000252a:	c2 a8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000252c:	30 19       	mov	r9,1
8000252e:	f2 0c 09 49 	lsl	r9,r9,r12
80002532:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002534:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002536:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002538:	c2 38       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000253a:	30 19       	mov	r9,1
8000253c:	f2 0c 09 49 	lsl	r9,r9,r12
80002540:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002542:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002544:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002546:	c1 c8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002548:	30 19       	mov	r9,1
8000254a:	f2 0c 09 49 	lsl	r9,r9,r12
8000254e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002550:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002552:	91 d9       	st.w	r8[0x34],r9
		break;
80002554:	c1 58       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002556:	30 19       	mov	r9,1
80002558:	f2 0c 09 49 	lsl	r9,r9,r12
8000255c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000255e:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002560:	91 d9       	st.w	r8[0x34],r9
		break;
80002562:	c0 e8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002564:	30 19       	mov	r9,1
80002566:	f2 0c 09 49 	lsl	r9,r9,r12
8000256a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000256c:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000256e:	91 d9       	st.w	r8[0x34],r9
		break;
80002570:	c0 78       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002572:	30 19       	mov	r9,1
80002574:	f2 0c 09 49 	lsl	r9,r9,r12
80002578:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000257a:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000257c:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000257e:	30 19       	mov	r9,1
80002580:	f2 0c 09 4c 	lsl	r12,r9,r12
80002584:	91 2c       	st.w	r8[0x8],r12
80002586:	5e fd       	retal	0
80002588:	80 00       	ld.sh	r0,r0[0x0]
8000258a:	98 00       	ld.sh	r0,r12[0x0]

8000258c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000258c:	d4 21       	pushm	r4-r7,lr
8000258e:	18 97       	mov	r7,r12
80002590:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002592:	58 0b       	cp.w	r11,0
80002594:	c0 31       	brne	8000259a <gpio_enable_module+0xe>
80002596:	30 05       	mov	r5,0
80002598:	c0 d8       	rjmp	800025b2 <gpio_enable_module+0x26>
8000259a:	30 06       	mov	r6,0
8000259c:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000259e:	6e 1b       	ld.w	r11,r7[0x4]
800025a0:	6e 0c       	ld.w	r12,r7[0x0]
800025a2:	f0 1f 00 06 	mcall	800025b8 <gpio_enable_module+0x2c>
800025a6:	18 45       	or	r5,r12
		gpiomap++;
800025a8:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800025aa:	2f f6       	sub	r6,-1
800025ac:	0c 34       	cp.w	r4,r6
800025ae:	fe 9b ff f8 	brhi	8000259e <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800025b2:	0a 9c       	mov	r12,r5
800025b4:	d8 22       	popm	r4-r7,pc
800025b6:	00 00       	add	r0,r0
800025b8:	80 00       	ld.sh	r0,r0[0x0]
800025ba:	24 f8       	sub	r8,79

800025bc <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800025bc:	f8 08 16 05 	lsr	r8,r12,0x5
800025c0:	a9 78       	lsl	r8,0x9
800025c2:	e0 28 d4 00 	sub	r8,54272
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
800025c6:	16 99       	mov	r9,r11
800025c8:	e2 19 00 04 	andl	r9,0x4,COH
800025cc:	c0 70       	breq	800025da <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
800025ce:	30 19       	mov	r9,1
800025d0:	f2 0c 09 49 	lsl	r9,r9,r12
800025d4:	f1 49 00 74 	st.w	r8[116],r9
800025d8:	c0 68       	rjmp	800025e4 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800025da:	30 19       	mov	r9,1
800025dc:	f2 0c 09 49 	lsl	r9,r9,r12
800025e0:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800025e4:	16 99       	mov	r9,r11
800025e6:	e2 19 00 80 	andl	r9,0x80,COH
800025ea:	c2 40       	breq	80002632 <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
800025ec:	16 99       	mov	r9,r11
800025ee:	e2 19 01 80 	andl	r9,0x180,COH
800025f2:	c0 90       	breq	80002604 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800025f4:	30 19       	mov	r9,1
800025f6:	f2 0c 09 49 	lsl	r9,r9,r12
800025fa:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800025fe:	f1 49 00 b8 	st.w	r8[184],r9
80002602:	c1 88       	rjmp	80002632 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
80002604:	16 99       	mov	r9,r11
80002606:	e2 19 02 80 	andl	r9,0x280,COH
8000260a:	c0 90       	breq	8000261c <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
8000260c:	30 19       	mov	r9,1
8000260e:	f2 0c 09 49 	lsl	r9,r9,r12
80002612:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002616:	f1 49 00 b8 	st.w	r8[184],r9
8000261a:	c0 c8       	rjmp	80002632 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
8000261c:	16 99       	mov	r9,r11
8000261e:	e2 19 03 80 	andl	r9,0x380,COH
80002622:	c0 80       	breq	80002632 <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002624:	30 19       	mov	r9,1
80002626:	f2 0c 09 49 	lsl	r9,r9,r12
8000262a:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
8000262e:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80002632:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
80002636:	c1 50       	breq	80002660 <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
80002638:	e2 1b 00 02 	andl	r11,0x2,COH
8000263c:	c0 70       	breq	8000264a <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
8000263e:	30 19       	mov	r9,1
80002640:	f2 0c 09 49 	lsl	r9,r9,r12
80002644:	f1 49 00 54 	st.w	r8[84],r9
80002648:	c0 68       	rjmp	80002654 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
8000264a:	30 19       	mov	r9,1
8000264c:	f2 0c 09 49 	lsl	r9,r9,r12
80002650:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80002654:	30 19       	mov	r9,1
80002656:	f2 0c 09 49 	lsl	r9,r9,r12
8000265a:	f1 49 00 44 	st.w	r8[68],r9
8000265e:	c0 68       	rjmp	8000266a <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80002660:	30 19       	mov	r9,1
80002662:	f2 0c 09 49 	lsl	r9,r9,r12
80002666:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000266a:	30 19       	mov	r9,1
8000266c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002670:	91 1c       	st.w	r8[0x4],r12
}
80002672:	5e fc       	retal	r12

80002674 <gpio_set_pin_high>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002674:	f8 08 16 05 	lsr	r8,r12,0x5
80002678:	a9 78       	lsl	r8,0x9
8000267a:	e0 28 d4 00 	sub	r8,54272
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
8000267e:	30 19       	mov	r9,1
80002680:	f2 0c 09 4c 	lsl	r12,r9,r12
80002684:	f1 4c 00 54 	st.w	r8[84],r12
}
80002688:	5e fc       	retal	r12

8000268a <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000268a:	f8 08 16 05 	lsr	r8,r12,0x5
8000268e:	a9 78       	lsl	r8,0x9
80002690:	e0 28 d4 00 	sub	r8,54272
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002694:	30 19       	mov	r9,1
80002696:	f2 0c 09 4c 	lsl	r12,r9,r12
8000269a:	f1 4c 00 58 	st.w	r8[88],r12
}
8000269e:	5e fc       	retal	r12

800026a0 <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800026a0:	f8 08 16 05 	lsr	r8,r12,0x5
800026a4:	a9 78       	lsl	r8,0x9
800026a6:	e0 28 d4 00 	sub	r8,54272
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
800026aa:	30 19       	mov	r9,1
800026ac:	f2 0c 09 4c 	lsl	r12,r9,r12
800026b0:	f1 4c 00 5c 	st.w	r8[92],r12
}
800026b4:	5e fc       	retal	r12

800026b6 <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800026b6:	f8 08 16 05 	lsr	r8,r12,0x5
800026ba:	a9 78       	lsl	r8,0x9
800026bc:	e0 28 d4 00 	sub	r8,54272
	/* Work around for the erratum - Disable the interrupt, clear it by
	 * writing */
	/* a one to GPIO.IFRC, then enable the interrupt. */

	/* Save interrupt enable register. */
	uint32_t const gpio_ier = gpio_port->ier;
800026c0:	f0 f9 00 90 	ld.w	r9,r8[144]

	/* Disable interrupt. */
	gpio_port->ierc = gpio_ier;
800026c4:	f1 49 00 98 	st.w	r8[152],r9

	/* Clear pin interrupt. */
	gpio_port->ifrc = 1 << (pin & 0x1F);
800026c8:	30 1a       	mov	r10,1
800026ca:	f4 0c 09 4c 	lsl	r12,r10,r12
800026ce:	f1 4c 00 d8 	st.w	r8[216],r12

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
800026d2:	f1 49 00 90 	st.w	r8[144],r9
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
#endif
}
800026d6:	5e fc       	retal	r12

800026d8 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800026d8:	c0 08       	rjmp	800026d8 <_unhandled_interrupt>
800026da:	d7 03       	nop

800026dc <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800026dc:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
800026e0:	49 99       	lddpc	r9,80002744 <INTC_register_interrupt+0x68>
800026e2:	f2 08 00 39 	add	r9,r9,r8<<0x3
800026e6:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800026ea:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800026ec:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800026f0:	58 0a       	cp.w	r10,0
800026f2:	c0 91       	brne	80002704 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800026f4:	49 59       	lddpc	r9,80002748 <INTC_register_interrupt+0x6c>
800026f6:	49 6a       	lddpc	r10,8000274c <INTC_register_interrupt+0x70>
800026f8:	12 1a       	sub	r10,r9
800026fa:	fe 79 10 00 	mov	r9,-61440
800026fe:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002702:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002704:	58 1a       	cp.w	r10,1
80002706:	c0 a1       	brne	8000271a <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002708:	49 09       	lddpc	r9,80002748 <INTC_register_interrupt+0x6c>
8000270a:	49 2a       	lddpc	r10,80002750 <INTC_register_interrupt+0x74>
8000270c:	12 1a       	sub	r10,r9
8000270e:	bf aa       	sbr	r10,0x1e
80002710:	fe 79 10 00 	mov	r9,-61440
80002714:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002718:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
8000271a:	58 2a       	cp.w	r10,2
8000271c:	c0 a1       	brne	80002730 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000271e:	48 b9       	lddpc	r9,80002748 <INTC_register_interrupt+0x6c>
80002720:	48 da       	lddpc	r10,80002754 <INTC_register_interrupt+0x78>
80002722:	12 1a       	sub	r10,r9
80002724:	bf ba       	sbr	r10,0x1f
80002726:	fe 79 10 00 	mov	r9,-61440
8000272a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000272e:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002730:	48 69       	lddpc	r9,80002748 <INTC_register_interrupt+0x6c>
80002732:	48 aa       	lddpc	r10,80002758 <INTC_register_interrupt+0x7c>
80002734:	12 1a       	sub	r10,r9
80002736:	ea 1a c0 00 	orh	r10,0xc000
8000273a:	fe 79 10 00 	mov	r9,-61440
8000273e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002742:	5e fc       	retal	r12
80002744:	80 00       	ld.sh	r0,r0[0x0]
80002746:	98 20       	ld.sh	r0,r12[0x4]
80002748:	80 00       	ld.sh	r0,r0[0x0]
8000274a:	96 00       	ld.sh	r0,r11[0x0]
8000274c:	80 00       	ld.sh	r0,r0[0x0]
8000274e:	97 04       	st.w	r11[0x0],r4
80002750:	80 00       	ld.sh	r0,r0[0x0]
80002752:	97 12       	st.w	r11[0x4],r2
80002754:	80 00       	ld.sh	r0,r0[0x0]
80002756:	97 20       	st.w	r11[0x8],r0
80002758:	80 00       	ld.sh	r0,r0[0x0]
8000275a:	97 2e       	st.w	r11[0x8],lr

8000275c <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
8000275c:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000275e:	49 18       	lddpc	r8,800027a0 <INTC_init_interrupts+0x44>
80002760:	e3 b8 00 01 	mtsr	0x4,r8
80002764:	49 0e       	lddpc	lr,800027a4 <INTC_init_interrupts+0x48>
80002766:	30 07       	mov	r7,0
80002768:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000276a:	49 0c       	lddpc	r12,800027a8 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000276c:	49 05       	lddpc	r5,800027ac <INTC_init_interrupts+0x50>
8000276e:	10 15       	sub	r5,r8
80002770:	fe 76 10 00 	mov	r6,-61440
80002774:	c1 08       	rjmp	80002794 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002776:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002778:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000277a:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000277c:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002780:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002782:	10 3a       	cp.w	r10,r8
80002784:	fe 9b ff fc 	brhi	8000277c <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002788:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
8000278c:	2f f7       	sub	r7,-1
8000278e:	2f 8e       	sub	lr,-8
80002790:	59 f7       	cp.w	r7,31
80002792:	c0 50       	breq	8000279c <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002794:	7c 08       	ld.w	r8,lr[0x0]
80002796:	58 08       	cp.w	r8,0
80002798:	ce f1       	brne	80002776 <INTC_init_interrupts+0x1a>
8000279a:	cf 7b       	rjmp	80002788 <INTC_init_interrupts+0x2c>
8000279c:	d8 22       	popm	r4-r7,pc
8000279e:	00 00       	add	r0,r0
800027a0:	80 00       	ld.sh	r0,r0[0x0]
800027a2:	96 00       	ld.sh	r0,r11[0x0]
800027a4:	80 00       	ld.sh	r0,r0[0x0]
800027a6:	98 20       	ld.sh	r0,r12[0x4]
800027a8:	80 00       	ld.sh	r0,r0[0x0]
800027aa:	26 d8       	sub	r8,109
800027ac:	80 00       	ld.sh	r0,r0[0x0]
800027ae:	97 04       	st.w	r11[0x0],r4

800027b0 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800027b0:	fe 78 10 00 	mov	r8,-61440
800027b4:	e0 69 00 83 	mov	r9,131
800027b8:	f2 0c 01 0c 	sub	r12,r9,r12
800027bc:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
800027c0:	f2 ca ff c0 	sub	r10,r9,-64
800027c4:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800027c8:	58 08       	cp.w	r8,0
800027ca:	c0 21       	brne	800027ce <_get_interrupt_handler+0x1e>
800027cc:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
800027ce:	f0 08 12 00 	clz	r8,r8
800027d2:	48 5a       	lddpc	r10,800027e4 <_get_interrupt_handler+0x34>
800027d4:	f4 09 00 39 	add	r9,r10,r9<<0x3
800027d8:	f0 08 11 1f 	rsub	r8,r8,31
800027dc:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800027de:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800027e2:	5e fc       	retal	r12
800027e4:	80 00       	ld.sh	r0,r0[0x0]
800027e6:	98 20       	ld.sh	r0,r12[0x4]

800027e8 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
800027e8:	f8 c8 00 01 	sub	r8,r12,1
800027ec:	f0 0b 00 0b 	add	r11,r8,r11
800027f0:	f6 0c 0d 0a 	divu	r10,r11,r12
800027f4:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
800027f6:	f4 c8 00 01 	sub	r8,r10,1
800027fa:	e0 48 00 fe 	cp.w	r8,254
800027fe:	e0 88 00 03 	brls	80002804 <getBaudDiv+0x1c>
80002802:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002804:	5c 8c       	casts.h	r12
}
80002806:	5e fc       	retal	r12

80002808 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002808:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
8000280a:	30 18       	mov	r8,1
8000280c:	f0 0b 18 00 	cp.b	r11,r8
80002810:	5f be       	srhi	lr
80002812:	f0 0a 18 00 	cp.b	r10,r8
80002816:	5f b8       	srhi	r8
80002818:	fd e8 10 08 	or	r8,lr,r8
8000281c:	c0 30       	breq	80002822 <spi_selectionMode+0x1a>
8000281e:	30 2c       	mov	r12,2
80002820:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80002822:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80002824:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80002828:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
8000282c:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002830:	99 18       	st.w	r12[0x4],r8
80002832:	d8 0a       	popm	pc,r12=0

80002834 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002834:	78 18       	ld.w	r8,r12[0x4]
80002836:	ea 18 00 0f 	orh	r8,0xf
8000283a:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
8000283c:	78 18       	ld.w	r8,r12[0x4]
8000283e:	e2 18 00 04 	andl	r8,0x4,COH
80002842:	c0 f0       	breq	80002860 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002844:	30 e8       	mov	r8,14
80002846:	f0 0b 18 00 	cp.b	r11,r8
8000284a:	e0 8b 00 19 	brhi	8000287c <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
8000284e:	78 18       	ld.w	r8,r12[0x4]
80002850:	b1 6b       	lsl	r11,0x10
80002852:	ea 1b ff f0 	orh	r11,0xfff0
80002856:	e8 1b ff ff 	orl	r11,0xffff
8000285a:	10 6b       	and	r11,r8
8000285c:	99 1b       	st.w	r12[0x4],r11
8000285e:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002860:	30 38       	mov	r8,3
80002862:	f0 0b 18 00 	cp.b	r11,r8
80002866:	e0 8b 00 0b 	brhi	8000287c <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
8000286a:	78 18       	ld.w	r8,r12[0x4]
8000286c:	2f 0b       	sub	r11,-16
8000286e:	30 19       	mov	r9,1
80002870:	f2 0b 09 4b 	lsl	r11,r9,r11
80002874:	5c db       	com	r11
80002876:	10 6b       	and	r11,r8
80002878:	99 1b       	st.w	r12[0x4],r11
8000287a:	5e fd       	retal	0
8000287c:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
8000287e:	5e fc       	retal	r12

80002880 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002880:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002884:	c0 58       	rjmp	8000288e <spi_unselectChip+0xe>
		if (!timeout--) {
80002886:	58 08       	cp.w	r8,0
80002888:	c0 21       	brne	8000288c <spi_unselectChip+0xc>
8000288a:	5e ff       	retal	1
8000288c:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000288e:	78 49       	ld.w	r9,r12[0x10]
80002890:	e2 19 02 00 	andl	r9,0x200,COH
80002894:	cf 90       	breq	80002886 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002896:	78 18       	ld.w	r8,r12[0x4]
80002898:	ea 18 00 0f 	orh	r8,0xf
8000289c:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000289e:	fc 18 01 00 	movh	r8,0x100
800028a2:	99 08       	st.w	r12[0x0],r8
800028a4:	5e fd       	retal	0
800028a6:	d7 03       	nop

800028a8 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
800028a8:	eb cd 40 f8 	pushm	r3-r7,lr
800028ac:	18 95       	mov	r5,r12
800028ae:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800028b0:	f7 36 00 0c 	ld.ub	r6,r11[12]
800028b4:	30 38       	mov	r8,3
800028b6:	f0 06 18 00 	cp.b	r6,r8
800028ba:	e0 8b 00 4d 	brhi	80002954 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
800028be:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800028c2:	30 18       	mov	r8,1
800028c4:	f0 04 18 00 	cp.b	r4,r8
800028c8:	e0 8b 00 46 	brhi	80002954 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
800028cc:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800028d0:	30 78       	mov	r8,7
800028d2:	f0 03 18 00 	cp.b	r3,r8
800028d6:	e0 88 00 3f 	brls	80002954 <spi_setupChipReg+0xac>
800028da:	31 08       	mov	r8,16
800028dc:	f0 03 18 00 	cp.b	r3,r8
800028e0:	e0 8b 00 3a 	brhi	80002954 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
800028e4:	14 9b       	mov	r11,r10
800028e6:	6e 1c       	ld.w	r12,r7[0x4]
800028e8:	f0 1f 00 1d 	mcall	8000295c <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
800028ec:	c3 45       	brlt	80002954 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
800028ee:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
800028f0:	ec 09 16 01 	lsr	r9,r6,0x1
800028f4:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
800028f8:	ec 16 00 01 	eorl	r6,0x1
800028fc:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80002900:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002904:	20 83       	sub	r3,8
80002906:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
8000290a:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
8000290e:	ef 39 00 09 	ld.ub	r9,r7[9]
80002912:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80002916:	ef 39 00 0a 	ld.ub	r9,r7[10]
8000291a:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
8000291e:	0f 89       	ld.ub	r9,r7[0x0]
80002920:	30 1a       	mov	r10,1
80002922:	f4 09 18 00 	cp.b	r9,r10
80002926:	c0 e0       	breq	80002942 <spi_setupChipReg+0x9a>
80002928:	c0 a3       	brcs	8000293c <spi_setupChipReg+0x94>
8000292a:	30 2a       	mov	r10,2
8000292c:	f4 09 18 00 	cp.b	r9,r10
80002930:	c0 c0       	breq	80002948 <spi_setupChipReg+0xa0>
80002932:	30 3a       	mov	r10,3
80002934:	f4 09 18 00 	cp.b	r9,r10
80002938:	c0 e1       	brne	80002954 <spi_setupChipReg+0xac>
8000293a:	c0 a8       	rjmp	8000294e <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
8000293c:	8b c8       	st.w	r5[0x30],r8
8000293e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80002942:	8b d8       	st.w	r5[0x34],r8
80002944:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80002948:	8b e8       	st.w	r5[0x38],r8
8000294a:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
8000294e:	8b f8       	st.w	r5[0x3c],r8
80002950:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80002954:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80002956:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000295a:	00 00       	add	r0,r0
8000295c:	80 00       	ld.sh	r0,r0[0x0]
8000295e:	27 e8       	sub	r8,126

80002960 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002960:	30 18       	mov	r8,1
80002962:	99 08       	st.w	r12[0x0],r8
}
80002964:	5e fc       	retal	r12

80002966 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80002966:	76 09       	ld.w	r9,r11[0x0]
80002968:	58 29       	cp.w	r9,2
8000296a:	e0 88 00 03 	brls	80002970 <tc_init_waveform+0xa>
8000296e:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002970:	76 18       	ld.w	r8,r11[0x4]
80002972:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80002976:	af ba       	sbr	r10,0xf
80002978:	10 9b       	mov	r11,r8
8000297a:	e6 1b c0 00 	andh	r11,0xc000,COH
8000297e:	16 4a       	or	r10,r11
80002980:	10 9b       	mov	r11,r8
80002982:	e6 1b 30 00 	andh	r11,0x3000,COH
80002986:	16 4a       	or	r10,r11
80002988:	10 9b       	mov	r11,r8
8000298a:	e6 1b 0c 00 	andh	r11,0xc00,COH
8000298e:	16 4a       	or	r10,r11
80002990:	10 9b       	mov	r11,r8
80002992:	e6 1b 03 00 	andh	r11,0x300,COH
80002996:	16 4a       	or	r10,r11
80002998:	10 9b       	mov	r11,r8
8000299a:	e6 1b 00 c0 	andh	r11,0xc0,COH
8000299e:	16 4a       	or	r10,r11
800029a0:	10 9b       	mov	r11,r8
800029a2:	e6 1b 00 30 	andh	r11,0x30,COH
800029a6:	16 4a       	or	r10,r11
800029a8:	10 9b       	mov	r11,r8
800029aa:	e6 1b 00 0c 	andh	r11,0xc,COH
800029ae:	16 4a       	or	r10,r11
800029b0:	10 9b       	mov	r11,r8
800029b2:	e6 1b 00 03 	andh	r11,0x3,COH
800029b6:	16 4a       	or	r10,r11
800029b8:	10 9b       	mov	r11,r8
800029ba:	e2 1b 60 00 	andl	r11,0x6000,COH
800029be:	16 4a       	or	r10,r11
800029c0:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
800029c4:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
800029c8:	10 9b       	mov	r11,r8
800029ca:	e2 1b 0c 00 	andl	r11,0xc00,COH
800029ce:	16 4a       	or	r10,r11
800029d0:	10 9b       	mov	r11,r8
800029d2:	e2 1b 03 00 	andl	r11,0x300,COH
800029d6:	16 4a       	or	r10,r11
800029d8:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
800029dc:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
800029e0:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
800029e4:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
800029e8:	10 9b       	mov	r11,r8
800029ea:	e2 1b 00 30 	andl	r11,0x30,COH
800029ee:	16 4a       	or	r10,r11
800029f0:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800029f4:	f5 e8 10 38 	or	r8,r10,r8<<0x3
800029f8:	a5 69       	lsl	r9,0x4
800029fa:	2f f9       	sub	r9,-1
800029fc:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80002a00:	5e fd       	retal	0

80002a02 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a02:	58 2b       	cp.w	r11,2
80002a04:	e0 88 00 03 	brls	80002a0a <tc_start+0x8>
80002a08:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80002a0a:	a7 6b       	lsl	r11,0x6
80002a0c:	16 0c       	add	r12,r11
80002a0e:	30 58       	mov	r8,5
80002a10:	99 08       	st.w	r12[0x0],r8
80002a12:	5e fd       	retal	0

80002a14 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a14:	58 2b       	cp.w	r11,2
80002a16:	e0 88 00 03 	brls	80002a1c <tc_stop+0x8>
80002a1a:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
80002a1c:	a7 6b       	lsl	r11,0x6
80002a1e:	16 0c       	add	r12,r11
80002a20:	30 28       	mov	r8,2
80002a22:	99 08       	st.w	r12[0x0],r8
80002a24:	5e fd       	retal	0

80002a26 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a26:	58 2b       	cp.w	r11,2
80002a28:	e0 88 00 03 	brls	80002a2e <tc_read_sr+0x8>
80002a2c:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80002a2e:	a7 6b       	lsl	r11,0x6
80002a30:	2e 0b       	sub	r11,-32
80002a32:	16 0c       	add	r12,r11
80002a34:	78 0c       	ld.w	r12,r12[0x0]
}
80002a36:	5e fc       	retal	r12

80002a38 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a38:	58 2b       	cp.w	r11,2
80002a3a:	e0 88 00 03 	brls	80002a40 <tc_write_rc+0x8>
80002a3e:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002a40:	f6 08 15 04 	lsl	r8,r11,0x4
80002a44:	2f f8       	sub	r8,-1
80002a46:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002a4a:	e2 18 80 00 	andl	r8,0x8000,COH
80002a4e:	c0 c0       	breq	80002a66 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80002a50:	a7 6b       	lsl	r11,0x6
80002a52:	16 0c       	add	r12,r11
80002a54:	2e 4c       	sub	r12,-28
80002a56:	78 08       	ld.w	r8,r12[0x0]
80002a58:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002a5c:	e0 18 00 00 	andl	r8,0x0
80002a60:	f3 e8 10 08 	or	r8,r9,r8
80002a64:	99 08       	st.w	r12[0x0],r8

  return value;
80002a66:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002a6a:	5e fc       	retal	r12

80002a6c <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80002a6c:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002a70:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a74:	58 2b       	cp.w	r11,2
80002a76:	e0 88 00 04 	brls	80002a7e <tc_configure_interrupts+0x12>
80002a7a:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80002a7e:	ee 19 00 01 	eorh	r9,0x1
80002a82:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002a86:	74 08       	ld.w	r8,r10[0x0]
80002a88:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80002a8c:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002a90:	a7 6e       	lsl	lr,0x6
80002a92:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002a96:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002a9a:	0e 4e       	or	lr,r7
80002a9c:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002aa0:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002aa4:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002aa8:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002aac:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002ab0:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002ab4:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002ab8:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002abc:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002ac0:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002ac4:	f6 0e 15 06 	lsl	lr,r11,0x6
80002ac8:	f8 0e 00 0e 	add	lr,r12,lr
80002acc:	2d ce       	sub	lr,-36
80002ace:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002ad0:	58 09       	cp.w	r9,0
80002ad2:	c0 20       	breq	80002ad6 <tc_configure_interrupts+0x6a>
80002ad4:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002ad6:	74 08       	ld.w	r8,r10[0x0]
80002ad8:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002adc:	e0 65 00 80 	mov	r5,128
80002ae0:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002ae4:	74 08       	ld.w	r8,r10[0x0]
80002ae6:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002aea:	f9 b4 00 40 	moveq	r4,64
80002aee:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002af2:	74 08       	ld.w	r8,r10[0x0]
80002af4:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002af8:	f9 b3 00 20 	moveq	r3,32
80002afc:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002b00:	74 08       	ld.w	r8,r10[0x0]
80002b02:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002b06:	f9 b2 00 10 	moveq	r2,16
80002b0a:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80002b0e:	74 08       	ld.w	r8,r10[0x0]
80002b10:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002b14:	f9 b6 00 08 	moveq	r6,8
80002b18:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80002b1c:	74 08       	ld.w	r8,r10[0x0]
80002b1e:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80002b22:	f9 b7 00 04 	moveq	r7,4
80002b26:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80002b2a:	74 08       	ld.w	r8,r10[0x0]
80002b2c:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002b30:	f9 be 00 02 	moveq	lr,2
80002b34:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002b38:	74 08       	ld.w	r8,r10[0x0]
80002b3a:	ec 18 00 01 	eorl	r8,0x1
80002b3e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002b42:	eb e8 10 08 	or	r8,r5,r8
80002b46:	08 48       	or	r8,r4
80002b48:	06 48       	or	r8,r3
80002b4a:	04 48       	or	r8,r2
80002b4c:	0c 48       	or	r8,r6
80002b4e:	0e 48       	or	r8,r7
80002b50:	1c 48       	or	r8,lr
80002b52:	f6 0a 15 06 	lsl	r10,r11,0x6
80002b56:	f8 0a 00 0a 	add	r10,r12,r10
80002b5a:	2d 8a       	sub	r10,-40
80002b5c:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80002b5e:	a7 6b       	lsl	r11,0x6
80002b60:	2e 0b       	sub	r11,-32
80002b62:	16 0c       	add	r12,r11
80002b64:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002b66:	58 09       	cp.w	r9,0
80002b68:	c0 31       	brne	80002b6e <tc_configure_interrupts+0x102>
80002b6a:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002b6e:	d5 03       	csrf	0x10
80002b70:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002b74 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002b74:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002b76:	f6 08 15 04 	lsl	r8,r11,0x4
80002b7a:	14 38       	cp.w	r8,r10
80002b7c:	f9 b8 08 10 	movls	r8,16
80002b80:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002b84:	f0 0b 02 4b 	mul	r11,r8,r11
80002b88:	f6 09 16 01 	lsr	r9,r11,0x1
80002b8c:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002b90:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80002b94:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002b98:	f2 cb 00 01 	sub	r11,r9,1
80002b9c:	e0 4b ff fe 	cp.w	r11,65534
80002ba0:	e0 88 00 03 	brls	80002ba6 <usart_set_async_baudrate+0x32>
80002ba4:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002ba6:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002ba8:	e8 6e 00 00 	mov	lr,524288
80002bac:	59 08       	cp.w	r8,16
80002bae:	fc 08 17 10 	movne	r8,lr
80002bb2:	f9 b8 00 00 	moveq	r8,0
80002bb6:	e4 1b ff f7 	andh	r11,0xfff7
80002bba:	e0 1b fe cf 	andl	r11,0xfecf
80002bbe:	16 48       	or	r8,r11
80002bc0:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80002bc2:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002bc6:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002bca:	99 89       	st.w	r12[0x20],r9
80002bcc:	d8 0a       	popm	pc,r12=0

80002bce <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80002bce:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80002bd0:	e2 18 00 02 	andl	r8,0x2,COH
80002bd4:	c0 31       	brne	80002bda <usart_write_char+0xc>
80002bd6:	30 2c       	mov	r12,2
80002bd8:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80002bda:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002bde:	99 7b       	st.w	r12[0x1c],r11
80002be0:	5e fd       	retal	0
80002be2:	d7 03       	nop

80002be4 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80002be4:	eb cd 40 e0 	pushm	r5-r7,lr
80002be8:	18 96       	mov	r6,r12
80002bea:	16 95       	mov	r5,r11
80002bec:	e0 67 27 0f 	mov	r7,9999
80002bf0:	c0 68       	rjmp	80002bfc <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80002bf2:	58 07       	cp.w	r7,0
80002bf4:	c0 31       	brne	80002bfa <usart_putchar+0x16>
80002bf6:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002bfa:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002bfc:	0a 9b       	mov	r11,r5
80002bfe:	0c 9c       	mov	r12,r6
80002c00:	f0 1f 00 03 	mcall	80002c0c <usart_putchar+0x28>
80002c04:	cf 71       	brne	80002bf2 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002c06:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002c0a:	00 00       	add	r0,r0
80002c0c:	80 00       	ld.sh	r0,r0[0x0]
80002c0e:	2b ce       	sub	lr,-68

80002c10 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, uint8_t *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80002c10:	78 58       	ld.w	r8,r12[0x14]
80002c12:	e2 18 00 e0 	andl	r8,0xe0,COH
80002c16:	c0 30       	breq	80002c1c <usart_read_char+0xc>
80002c18:	30 4c       	mov	r12,4
80002c1a:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80002c1c:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80002c1e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002c22:	f9 bc 00 03 	moveq	r12,3
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80002c26:	f9 f8 10 06 	ld.wne	r8,r12[0x18]
80002c2a:	f7 f8 1e 00 	st.bne	r11[0x0],r8
80002c2e:	f9 bc 01 00 	movne	r12,0
    return USART_SUCCESS;
  }
  else
    return USART_RX_EMPTY;
}
80002c32:	5e fc       	retal	r12

80002c34 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80002c34:	eb cd 40 c0 	pushm	r6-r7,lr
80002c38:	18 96       	mov	r6,r12
80002c3a:	16 97       	mov	r7,r11
  while (*string != '\0')
80002c3c:	17 8b       	ld.ub	r11,r11[0x0]
80002c3e:	58 0b       	cp.w	r11,0
80002c40:	c0 80       	breq	80002c50 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80002c42:	2f f7       	sub	r7,-1
80002c44:	0c 9c       	mov	r12,r6
80002c46:	f0 1f 00 04 	mcall	80002c54 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80002c4a:	0f 8b       	ld.ub	r11,r7[0x0]
80002c4c:	58 0b       	cp.w	r11,0
80002c4e:	cf a1       	brne	80002c42 <usart_write_line+0xe>
80002c50:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c54:	80 00       	ld.sh	r0,r0[0x0]
80002c56:	2b e4       	sub	r4,-66

80002c58 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80002c58:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002c5c:	e6 18 00 01 	andh	r8,0x1,COH
80002c60:	c0 71       	brne	80002c6e <usart_reset+0x16>
80002c62:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002c64:	3f f8       	mov	r8,-1
80002c66:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002c68:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80002c6a:	d5 03       	csrf	0x10
80002c6c:	c0 48       	rjmp	80002c74 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002c6e:	3f f8       	mov	r8,-1
80002c70:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002c72:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002c74:	30 08       	mov	r8,0
80002c76:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80002c78:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80002c7a:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002c7c:	e8 68 61 0c 	mov	r8,549132
80002c80:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002c82:	5e fc       	retal	r12

80002c84 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002c84:	eb cd 40 e0 	pushm	r5-r7,lr
80002c88:	18 96       	mov	r6,r12
80002c8a:	16 97       	mov	r7,r11
80002c8c:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002c8e:	f0 1f 00 2f 	mcall	80002d48 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002c92:	58 07       	cp.w	r7,0
80002c94:	c5 80       	breq	80002d44 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80002c96:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002c98:	30 49       	mov	r9,4
80002c9a:	f2 08 18 00 	cp.b	r8,r9
80002c9e:	e0 88 00 53 	brls	80002d44 <usart_init_rs232+0xc0>
80002ca2:	30 99       	mov	r9,9
80002ca4:	f2 08 18 00 	cp.b	r8,r9
80002ca8:	e0 8b 00 4e 	brhi	80002d44 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002cac:	0f d9       	ld.ub	r9,r7[0x5]
80002cae:	30 78       	mov	r8,7
80002cb0:	f0 09 18 00 	cp.b	r9,r8
80002cb4:	e0 8b 00 48 	brhi	80002d44 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002cb8:	8e 39       	ld.sh	r9,r7[0x6]
80002cba:	e0 68 01 01 	mov	r8,257
80002cbe:	f0 09 19 00 	cp.h	r9,r8
80002cc2:	e0 8b 00 41 	brhi	80002d44 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002cc6:	ef 39 00 08 	ld.ub	r9,r7[8]
80002cca:	30 38       	mov	r8,3
80002ccc:	f0 09 18 00 	cp.b	r9,r8
80002cd0:	e0 8b 00 3a 	brhi	80002d44 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002cd4:	0a 9a       	mov	r10,r5
80002cd6:	6e 0b       	ld.w	r11,r7[0x0]
80002cd8:	0c 9c       	mov	r12,r6
80002cda:	f0 1f 00 1d 	mcall	80002d4c <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002cde:	58 1c       	cp.w	r12,1
80002ce0:	c3 20       	breq	80002d44 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002ce2:	0f c8       	ld.ub	r8,r7[0x4]
80002ce4:	30 99       	mov	r9,9
80002ce6:	f2 08 18 00 	cp.b	r8,r9
80002cea:	c0 51       	brne	80002cf4 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002cec:	6c 18       	ld.w	r8,r6[0x4]
80002cee:	b1 b8       	sbr	r8,0x11
80002cf0:	8d 18       	st.w	r6[0x4],r8
80002cf2:	c0 68       	rjmp	80002cfe <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002cf4:	6c 19       	ld.w	r9,r6[0x4]
80002cf6:	20 58       	sub	r8,5
80002cf8:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80002cfc:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80002cfe:	6c 19       	ld.w	r9,r6[0x4]
80002d00:	ef 3a 00 08 	ld.ub	r10,r7[8]
80002d04:	0f d8       	ld.ub	r8,r7[0x5]
80002d06:	a9 78       	lsl	r8,0x9
80002d08:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80002d0c:	12 48       	or	r8,r9
80002d0e:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80002d10:	8e 38       	ld.sh	r8,r7[0x6]
80002d12:	30 29       	mov	r9,2
80002d14:	f2 08 19 00 	cp.h	r8,r9
80002d18:	e0 88 00 09 	brls	80002d2a <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80002d1c:	6c 18       	ld.w	r8,r6[0x4]
80002d1e:	ad b8       	sbr	r8,0xd
80002d20:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80002d22:	8e b8       	ld.uh	r8,r7[0x6]
80002d24:	20 28       	sub	r8,2
80002d26:	8d a8       	st.w	r6[0x28],r8
80002d28:	c0 68       	rjmp	80002d34 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80002d2a:	6c 19       	ld.w	r9,r6[0x4]
80002d2c:	5c 78       	castu.h	r8
80002d2e:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80002d32:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80002d34:	6c 18       	ld.w	r8,r6[0x4]
80002d36:	e0 18 ff f0 	andl	r8,0xfff0
80002d3a:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002d3c:	35 08       	mov	r8,80
80002d3e:	8d 08       	st.w	r6[0x0],r8
80002d40:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002d44:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002d48:	80 00       	ld.sh	r0,r0[0x0]
80002d4a:	2c 58       	sub	r8,-59
80002d4c:	80 00       	ld.sh	r0,r0[0x0]
80002d4e:	2b 74       	sub	r4,-73

80002d50 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002d50:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002d54:	fe c0 97 54 	sub	r0,pc,-26796

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002d58:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002d5c:	d5 53       	csrf	0x15
  cp      r0, r1
80002d5e:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80002d60:	e0 61 05 30 	mov	r1,1328
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80002d64:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80002d66:	c0 72       	brcc	80002d74 <idata_load_loop_end>
  cp      r0, r1
80002d68:	fe c2 8a 08 	sub	r2,pc,-30200

80002d6c <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002d6c:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80002d6e:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80002d70:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80002d72:	cf d3       	brcs	80002d6c <idata_load_loop>

80002d74 <idata_load_loop_end>:
  mov     r2, 0
80002d74:	e0 60 05 30 	mov	r0,1328
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002d78:	e0 61 08 20 	mov	r1,2080
  cp      r0, r1
  brlo    udata_clear_loop
80002d7c:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002d7e:	c0 62       	brcc	80002d8a <udata_clear_loop_end>
80002d80:	30 02       	mov	r2,0
80002d82:	30 03       	mov	r3,0

80002d84 <udata_clear_loop>:
80002d84:	a1 22       	st.d	r0++,r2
80002d86:	02 30       	cp.w	r0,r1
80002d88:	cf e3       	brcs	80002d84 <udata_clear_loop>

80002d8a <udata_clear_loop_end>:
80002d8a:	fe cf f4 42 	sub	pc,pc,-3006
80002d8e:	d7 03       	nop

80002d90 <pal_trx_reg_write>:

	return register_value;
}

void pal_trx_reg_write(uint8_t addr, uint8_t data)
{
80002d90:	eb cd 40 c0 	pushm	r6-r7,lr
80002d94:	20 2d       	sub	sp,8
80002d96:	ba cc       	st.b	sp[0x4],r12
80002d98:	ba 8b       	st.b	sp[0x0],r11
	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002d9a:	e1 b6 00 00 	mfsr	r6,0x0
80002d9e:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;
80002da0:	1b c8       	ld.ub	r8,sp[0x4]
80002da2:	ea 18 ff ff 	orh	r8,0xffff
80002da6:	e8 18 ff c0 	orl	r8,0xffc0
80002daa:	ba c8       	st.b	sp[0x4],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002dac:	49 07       	lddpc	r7,80002dec <pal_trx_reg_write+0x5c>
80002dae:	0f 8b       	ld.ub	r11,r7[0x0]
80002db0:	fe 7c 40 00 	mov	r12,-49152
80002db4:	f0 1f 00 0f 	mcall	80002df0 <pal_trx_reg_write+0x60>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
80002db8:	30 1a       	mov	r10,1
80002dba:	fa cb ff fc 	sub	r11,sp,-4
80002dbe:	fe 7c 40 00 	mov	r12,-49152
80002dc2:	f0 1f 00 0d 	mcall	80002df4 <pal_trx_reg_write+0x64>

	/* Write the byte in the transceiver data register */
	spi_write_packet(AT86RFX_SPI, &data, 1);
80002dc6:	30 1a       	mov	r10,1
80002dc8:	1a 9b       	mov	r11,sp
80002dca:	fe 7c 40 00 	mov	r12,-49152
80002dce:	f0 1f 00 0a 	mcall	80002df4 <pal_trx_reg_write+0x64>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002dd2:	0f 8b       	ld.ub	r11,r7[0x0]
80002dd4:	fe 7c 40 00 	mov	r12,-49152
80002dd8:	f0 1f 00 08 	mcall	80002df8 <pal_trx_reg_write+0x68>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002ddc:	e6 16 00 01 	andh	r6,0x1,COH
80002de0:	c0 21       	brne	80002de4 <pal_trx_reg_write+0x54>
80002de2:	d5 03       	csrf	0x10
}
80002de4:	2f ed       	sub	sp,-8
80002de6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002dea:	00 00       	add	r0,r0
80002dec:	00 00       	add	r0,r0
80002dee:	00 08       	add	r8,r0
80002df0:	80 00       	ld.sh	r0,r0[0x0]
80002df2:	28 34       	sub	r4,-125
80002df4:	80 00       	ld.sh	r0,r0[0x0]
80002df6:	2f 0a       	sub	r10,-16
80002df8:	80 00       	ld.sh	r0,r0[0x0]
80002dfa:	28 80       	sub	r0,-120

80002dfc <pal_trx_reg_read>:
	/*Calling the interrupt routines */
	trx_irq_handler_cb();
}

uint8_t pal_trx_reg_read(uint8_t addr)
{
80002dfc:	eb cd 40 c0 	pushm	r6-r7,lr
80002e00:	20 2d       	sub	sp,8
80002e02:	ba 8c       	st.b	sp[0x0],r12
	uint8_t register_value = 0;
80002e04:	30 08       	mov	r8,0
80002e06:	ba f8       	st.b	sp[0x7],r8

	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002e08:	e1 b6 00 00 	mfsr	r6,0x0
80002e0c:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;
80002e0e:	1b 88       	ld.ub	r8,sp[0x0]
80002e10:	ea 18 ff ff 	orh	r8,0xffff
80002e14:	e8 18 ff 80 	orl	r8,0xff80
80002e18:	ba 88       	st.b	sp[0x0],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002e1a:	49 17       	lddpc	r7,80002e5c <pal_trx_reg_read+0x60>
80002e1c:	0f 8b       	ld.ub	r11,r7[0x0]
80002e1e:	fe 7c 40 00 	mov	r12,-49152
80002e22:	f0 1f 00 10 	mcall	80002e60 <pal_trx_reg_read+0x64>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
80002e26:	30 1a       	mov	r10,1
80002e28:	1a 9b       	mov	r11,sp
80002e2a:	fe 7c 40 00 	mov	r12,-49152
80002e2e:	f0 1f 00 0e 	mcall	80002e64 <pal_trx_reg_read+0x68>

	/* Do dummy read for initiating SPI read */
	spi_read_packet(AT86RFX_SPI, &register_value, 1);
80002e32:	30 1a       	mov	r10,1
80002e34:	fa cb ff f9 	sub	r11,sp,-7
80002e38:	fe 7c 40 00 	mov	r12,-49152
80002e3c:	f0 1f 00 0b 	mcall	80002e68 <pal_trx_reg_read+0x6c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002e40:	0f 8b       	ld.ub	r11,r7[0x0]
80002e42:	fe 7c 40 00 	mov	r12,-49152
80002e46:	f0 1f 00 0a 	mcall	80002e6c <pal_trx_reg_read+0x70>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002e4a:	e6 16 00 01 	andh	r6,0x1,COH
80002e4e:	c0 21       	brne	80002e52 <pal_trx_reg_read+0x56>
80002e50:	d5 03       	csrf	0x10

	return register_value;
}
80002e52:	1b fc       	ld.ub	r12,sp[0x7]
80002e54:	2f ed       	sub	sp,-8
80002e56:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002e5a:	00 00       	add	r0,r0
80002e5c:	00 00       	add	r0,r0
80002e5e:	00 08       	add	r8,r0
80002e60:	80 00       	ld.sh	r0,r0[0x0]
80002e62:	28 34       	sub	r4,-125
80002e64:	80 00       	ld.sh	r0,r0[0x0]
80002e66:	2f 0a       	sub	r10,-16
80002e68:	80 00       	ld.sh	r0,r0[0x0]
80002e6a:	2e ba       	sub	r10,-21
80002e6c:	80 00       	ld.sh	r0,r0[0x0]
80002e6e:	28 80       	sub	r0,-120

80002e70 <sysclk_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002e70:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80002e74:	d3 03       	ssrf	0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002e76:	e6 18 00 01 	andh	r8,0x1,COH
80002e7a:	c0 21       	brne	80002e7e <sysclk_init+0xe>
      cpu_irq_enable();
80002e7c:	d5 03       	csrf	0x10

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80002e7e:	5e fc       	retal	r12

80002e80 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80002e80:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002e82:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002e86:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80002e88:	a3 6c       	lsl	r12,0x2
80002e8a:	fe 7a 14 20 	mov	r10,-60384
80002e8e:	f8 0a 00 08 	add	r8,r12,r10
80002e92:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80002e94:	30 1e       	mov	lr,1
80002e96:	fc 0b 09 4b 	lsl	r11,lr,r11
80002e9a:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80002e9c:	32 0a       	mov	r10,32
80002e9e:	ea 1a aa 00 	orh	r10,0xaa00
80002ea2:	14 0c       	add	r12,r10
80002ea4:	fe 7a 14 00 	mov	r10,-60416
80002ea8:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80002eac:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002eae:	12 98       	mov	r8,r9
80002eb0:	e6 18 00 01 	andh	r8,0x1,COH
80002eb4:	c0 21       	brne	80002eb8 <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
80002eb6:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002eb8:	d8 02       	popm	pc

80002eba <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80002eba:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80002ebe:	58 0a       	cp.w	r10,0
80002ec0:	c0 61       	brne	80002ecc <spi_read_packet+0x12>
80002ec2:	c2 28       	rjmp	80002f06 <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002ec4:	58 08       	cp.w	r8,0
80002ec6:	c1 d0       	breq	80002f00 <spi_read_packet+0x46>
80002ec8:	20 18       	sub	r8,1
80002eca:	c0 68       	rjmp	80002ed6 <spi_read_packet+0x1c>
80002ecc:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002ed0:	e0 67 00 ff 	mov	r7,255
80002ed4:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002ed6:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002ed8:	e2 19 00 02 	andl	r9,0x2,COH
80002edc:	cf 40       	breq	80002ec4 <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002ede:	99 37       	st.w	r12[0xc],r7
80002ee0:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002ee2:	c0 48       	rjmp	80002eea <spi_read_packet+0x30>
			if (!timeout--) {
80002ee4:	58 08       	cp.w	r8,0
80002ee6:	c0 d0       	breq	80002f00 <spi_read_packet+0x46>
80002ee8:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
80002eea:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002eec:	e2 19 02 01 	andl	r9,0x201,COH
80002ef0:	e0 49 02 01 	cp.w	r9,513
80002ef4:	cf 81       	brne	80002ee4 <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80002ef6:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
80002ef8:	16 c8       	st.b	r11++,r8
		i++;
		len--;
80002efa:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80002efc:	ce c1       	brne	80002ed4 <spi_read_packet+0x1a>
80002efe:	c0 48       	rjmp	80002f06 <spi_read_packet+0x4c>
80002f00:	3f dc       	mov	r12,-3
80002f02:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f06:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80002f0a <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
80002f0a:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002f0c:	58 0a       	cp.w	r10,0
80002f0e:	c0 81       	brne	80002f1e <spi_write_packet+0x14>
80002f10:	c1 28       	rjmp	80002f34 <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002f12:	58 08       	cp.w	r8,0
80002f14:	c0 31       	brne	80002f1a <spi_write_packet+0x10>
80002f16:	3f dc       	mov	r12,-3
80002f18:	d8 02       	popm	pc
80002f1a:	20 18       	sub	r8,1
80002f1c:	c0 48       	rjmp	80002f24 <spi_write_packet+0x1a>
80002f1e:	e0 6e 3a 98 	mov	lr,15000
80002f22:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002f24:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002f26:	e2 19 00 02 	andl	r9,0x2,COH
80002f2a:	cf 40       	breq	80002f12 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002f2c:	17 38       	ld.ub	r8,r11++
80002f2e:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
80002f30:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002f32:	cf 81       	brne	80002f22 <spi_write_packet+0x18>
80002f34:	d8 0a       	popm	pc,r12=0
80002f36:	d7 03       	nop
	...

80002f44 <getStateAT86RF212>:
{
	pal_trx_reg_write(RG_TRX_STATE, state);
	DELAY_US(time);
}
uint8_t getStateAT86RF212(void)
{
80002f44:	d4 01       	pushm	lr
	return pal_trx_reg_read(RG_TRX_STATUS) & 0x1F;
80002f46:	30 1c       	mov	r12,1
80002f48:	f0 1f 00 03 	mcall	80002f54 <getStateAT86RF212+0x10>
}
80002f4c:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
80002f50:	d8 02       	popm	pc
80002f52:	00 00       	add	r0,r0
80002f54:	80 00       	ld.sh	r0,r0[0x0]
80002f56:	2d fc       	sub	r12,-33

80002f58 <tc_irq>:
__interrupt
#endif

// Existe la variable timer_eneable que controla la ejecucion de los procesos dentro de la interrupcion
static void tc_irq(void)
{
80002f58:	d4 01       	pushm	lr
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(EXAMPLE_TC, EXAMPLE_TC_CHANNEL);
80002f5a:	30 0b       	mov	r11,0
80002f5c:	fe 7c 5c 00 	mov	r12,-41984
80002f60:	f0 1f 00 17 	mcall	80002fbc <tc_irq+0x64>

	tc_tick++;	// contador para controlar el tiempo de las interrupciones
80002f64:	49 78       	lddpc	r8,80002fc0 <tc_irq+0x68>
80002f66:	70 09       	ld.w	r9,r8[0x0]
80002f68:	2f f9       	sub	r9,-1
80002f6a:	91 09       	st.w	r8[0x0],r9
	
	if (tc_tick < 20)
80002f6c:	70 08       	ld.w	r8,r8[0x0]
80002f6e:	59 38       	cp.w	r8,19
80002f70:	e0 8b 00 0c 	brhi	80002f88 <tc_irq+0x30>
	{
		// la funcion toggle pin (parece) que pone el pin en 1
		gpio_toggle_pin(AVR32_PIN_PB09); // PB09 = led 3
80002f74:	32 9c       	mov	r12,41
80002f76:	f0 1f 00 14 	mcall	80002fc4 <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA04); // PA04 = led 1
80002f7a:	30 4c       	mov	r12,4
80002f7c:	f0 1f 00 12 	mcall	80002fc4 <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA11); // PA11 = led 2 
80002f80:	30 bc       	mov	r12,11
80002f82:	f0 1f 00 11 	mcall	80002fc4 <tc_irq+0x6c>
		return;
80002f86:	c1 98       	rjmp	80002fb8 <tc_irq+0x60>
	}
	
	if (tc_tick == 21)	
80002f88:	48 e8       	lddpc	r8,80002fc0 <tc_irq+0x68>
80002f8a:	70 08       	ld.w	r8,r8[0x0]
80002f8c:	59 58       	cp.w	r8,21
80002f8e:	c0 41       	brne	80002f96 <tc_irq+0x3e>
		gpio_toggle_pin(AVR32_PIN_PB09);
80002f90:	32 9c       	mov	r12,41
80002f92:	f0 1f 00 0d 	mcall	80002fc4 <tc_irq+0x6c>
		
	if (tc_tick == 22)
80002f96:	48 b8       	lddpc	r8,80002fc0 <tc_irq+0x68>
80002f98:	70 08       	ld.w	r8,r8[0x0]
80002f9a:	59 68       	cp.w	r8,22
80002f9c:	c0 41       	brne	80002fa4 <tc_irq+0x4c>
		gpio_toggle_pin(AVR32_PIN_PA04);
80002f9e:	30 4c       	mov	r12,4
80002fa0:	f0 1f 00 09 	mcall	80002fc4 <tc_irq+0x6c>
	
	if (tc_tick == 23)
80002fa4:	48 78       	lddpc	r8,80002fc0 <tc_irq+0x68>
80002fa6:	70 08       	ld.w	r8,r8[0x0]
80002fa8:	59 78       	cp.w	r8,23
80002faa:	c0 71       	brne	80002fb8 <tc_irq+0x60>
	{
		gpio_toggle_pin(AVR32_PIN_PA11);	
80002fac:	30 bc       	mov	r12,11
80002fae:	f0 1f 00 06 	mcall	80002fc4 <tc_irq+0x6c>
		tc_tick = 1;
80002fb2:	30 19       	mov	r9,1
80002fb4:	48 38       	lddpc	r8,80002fc0 <tc_irq+0x68>
80002fb6:	91 09       	st.w	r8[0x0],r9
	}
}
80002fb8:	d4 02       	popm	lr
80002fba:	d6 03       	rete
80002fbc:	80 00       	ld.sh	r0,r0[0x0]
80002fbe:	2a 26       	sub	r6,-94
80002fc0:	00 00       	add	r0,r0
80002fc2:	00 1c       	sub	r12,r0
80002fc4:	80 00       	ld.sh	r0,r0[0x0]
80002fc6:	26 a0       	sub	r0,106

80002fc8 <usart_int_handler_RS232>:
#endif


// Manejo INTERRUPCION UART
static void usart_int_handler_RS232(void)
{
80002fc8:	d4 01       	pushm	lr
80002fca:	20 1d       	sub	sp,4
	// TDW sensor de temperatura -> RX UART2 Pin 24 MCU
	tc_stop(tc,EXAMPLE_TC_CHANNEL);
80002fcc:	30 0b       	mov	r11,0
80002fce:	49 b8       	lddpc	r8,80003038 <usart_int_handler_RS232+0x70>
80002fd0:	70 0c       	ld.w	r12,r8[0x0]
80002fd2:	f0 1f 00 1b 	mcall	8000303c <usart_int_handler_RS232+0x74>
	
	uint8_t c=0;
80002fd6:	fa cb ff fc 	sub	r11,sp,-4
80002fda:	30 08       	mov	r8,0
80002fdc:	16 f8       	st.b	--r11,r8
	 * as the call to usart_putchar will take enough time for this before
	 * the interrupt handler is left and the interrupt priority level is
	 * unmasked by the CPU.
	 */
		
	if (usart_read_char(&AVR32_USART2, &c) != USART_SUCCESS) //aqui lee el caracter por el puerto uart2
80002fde:	fe 7c 38 00 	mov	r12,-51200
80002fe2:	f0 1f 00 18 	mcall	80003040 <usart_int_handler_RS232+0x78>
80002fe6:	c2 61       	brne	80003032 <usart_int_handler_RS232+0x6a>
		return;
	
	cola_PC[cola_PC_nw] = c;
80002fe8:	49 78       	lddpc	r8,80003044 <usart_int_handler_RS232+0x7c>
80002fea:	11 88       	ld.ub	r8,r8[0x0]
80002fec:	1b b9       	ld.ub	r9,sp[0x3]
80002fee:	49 7a       	lddpc	r10,80003048 <usart_int_handler_RS232+0x80>
80002ff0:	f4 08 0b 09 	st.b	r10[r8],r9
	
	if (cola_PC[cola_PC_nw] == 0x01)
80002ff4:	30 1a       	mov	r10,1
80002ff6:	f4 09 18 00 	cp.b	r9,r10
80002ffa:	c0 c1       	brne	80003012 <usart_int_handler_RS232+0x4a>
	{	
		if (!configuracion){
80002ffc:	49 49       	lddpc	r9,8000304c <usart_int_handler_RS232+0x84>
80002ffe:	13 8a       	ld.ub	r10,r9[0x0]
80003000:	30 09       	mov	r9,0
80003002:	f2 0a 18 00 	cp.b	r10,r9
80003006:	c0 31       	brne	8000300c <usart_int_handler_RS232+0x44>
			pConfiguracion = cola_PC_nw;
80003008:	49 29       	lddpc	r9,80003050 <usart_int_handler_RS232+0x88>
8000300a:	b2 88       	st.b	r9[0x0],r8
		}
		configuracion = true;
8000300c:	30 1a       	mov	r10,1
8000300e:	49 09       	lddpc	r9,8000304c <usart_int_handler_RS232+0x84>
80003010:	b2 8a       	st.b	r9[0x0],r10
		
	}
	cola_PC_nw++;
80003012:	2f f8       	sub	r8,-1
80003014:	48 c9       	lddpc	r9,80003044 <usart_int_handler_RS232+0x7c>
80003016:	b2 88       	st.b	r9[0x0],r8
	
	if (cola_PC_nw >= tamano_cola)
80003018:	3c 79       	mov	r9,-57
8000301a:	f2 08 18 00 	cp.b	r8,r9
8000301e:	e0 88 00 05 	brls	80003028 <usart_int_handler_RS232+0x60>
	cola_PC_nw = 0;
80003022:	30 09       	mov	r9,0
80003024:	48 88       	lddpc	r8,80003044 <usart_int_handler_RS232+0x7c>
80003026:	b0 89       	st.b	r8[0x0],r9
	
	tc_start(tc,EXAMPLE_TC_CHANNEL);
80003028:	30 0b       	mov	r11,0
8000302a:	48 48       	lddpc	r8,80003038 <usart_int_handler_RS232+0x70>
8000302c:	70 0c       	ld.w	r12,r8[0x0]
8000302e:	f0 1f 00 0a 	mcall	80003054 <usart_int_handler_RS232+0x8c>
	return;

	
}
80003032:	2f fd       	sub	sp,-4
80003034:	d4 02       	popm	lr
80003036:	d6 03       	rete
80003038:	00 00       	add	r0,r0
8000303a:	00 18       	sub	r8,r0
8000303c:	80 00       	ld.sh	r0,r0[0x0]
8000303e:	2a 14       	sub	r4,-95
80003040:	80 00       	ld.sh	r0,r0[0x0]
80003042:	2c 10       	sub	r0,-63
80003044:	00 00       	add	r0,r0
80003046:	06 37       	cp.w	r7,r3
80003048:	00 00       	add	r0,r0
8000304a:	07 4c       	ld.w	r12,--r3
8000304c:	00 00       	add	r0,r0
8000304e:	06 34       	cp.w	r4,r3
80003050:	00 00       	add	r0,r0
80003052:	06 38       	cp.w	r8,r3
80003054:	80 00       	ld.sh	r0,r0[0x0]
80003056:	2a 02       	sub	r2,-96

80003058 <promiscuous_mode>:
		pal_trx_frame_write(RG_TRX_STATE,CMD_RX_ON);
	}
	
}
void promiscuous_mode()
{
80003058:	eb cd 40 e0 	pushm	r5-r7,lr
	
	for (address=0x20; address<0x2C; address++)
8000305c:	32 09       	mov	r9,32
8000305e:	48 f8       	lddpc	r8,80003098 <promiscuous_mode+0x40>
80003060:	b0 89       	st.b	r8[0x0],r9
80003062:	32 0c       	mov	r12,32
	{
		pal_trx_reg_write(address, 0x00);
80003064:	30 05       	mov	r5,0
	
}
void promiscuous_mode()
{
	
	for (address=0x20; address<0x2C; address++)
80003066:	10 97       	mov	r7,r8
80003068:	32 b6       	mov	r6,43
	{
		pal_trx_reg_write(address, 0x00);
8000306a:	0a 9b       	mov	r11,r5
8000306c:	f0 1f 00 0c 	mcall	8000309c <promiscuous_mode+0x44>
	
}
void promiscuous_mode()
{
	
	for (address=0x20; address<0x2C; address++)
80003070:	0f 8c       	ld.ub	r12,r7[0x0]
80003072:	2f fc       	sub	r12,-1
80003074:	5c 5c       	castu.b	r12
80003076:	ae 8c       	st.b	r7[0x0],r12
80003078:	ec 0c 18 00 	cp.b	r12,r6
8000307c:	fe 98 ff f7 	brls	8000306a <promiscuous_mode+0x12>
	{
		pal_trx_reg_write(address, 0x00);
	}
	pal_trx_reg_write(RG_XAH_CTRL_1, 0x02);	// AACK_PROM_MODE Promiscuous mode is enabled
80003080:	30 2b       	mov	r11,2
80003082:	31 7c       	mov	r12,23
80003084:	f0 1f 00 06 	mcall	8000309c <promiscuous_mode+0x44>
//	PAL_WAIT_1_US();
	pal_trx_reg_write(RG_CSMA_SEED_1, 0xD2); // AACK_DIS_ACK = 1 && AACK_FVN_MODE = 3
80003088:	e0 6b 00 d2 	mov	r11,210
8000308c:	32 ec       	mov	r12,46
8000308e:	f0 1f 00 04 	mcall	8000309c <promiscuous_mode+0x44>
//	PAL_WAIT_1_US();
	
}
80003092:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003096:	00 00       	add	r0,r0
80003098:	00 00       	add	r0,r0
8000309a:	07 40       	ld.w	r0,--r3
8000309c:	80 00       	ld.sh	r0,r0[0x0]
8000309e:	2d 90       	sub	r0,-39

800030a0 <RESET>:

void RESET()
{
800030a0:	d4 01       	pushm	lr
	RST_LOW();
800030a2:	32 8c       	mov	r12,40
800030a4:	f0 1f 00 19 	mcall	80003108 <RESET+0x68>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800030a8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800030ac:	f0 ca ff b8 	sub	r10,r8,-72
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800030b0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800030b4:	14 38       	cp.w	r8,r10
800030b6:	e0 88 00 08 	brls	800030c6 <RESET+0x26>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800030ba:	12 38       	cp.w	r8,r9
800030bc:	fe 98 ff fa 	brls	800030b0 <RESET+0x10>
800030c0:	12 3a       	cp.w	r10,r9
800030c2:	c1 93       	brcs	800030f4 <RESET+0x54>
800030c4:	cf 6b       	rjmp	800030b0 <RESET+0x10>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800030c6:	12 38       	cp.w	r8,r9
800030c8:	e0 8b 00 16 	brhi	800030f4 <RESET+0x54>
800030cc:	12 3a       	cp.w	r10,r9
800030ce:	c1 33       	brcs	800030f4 <RESET+0x54>
800030d0:	cf 0b       	rjmp	800030b0 <RESET+0x10>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800030d2:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800030d6:	14 38       	cp.w	r8,r10
800030d8:	e0 88 00 08 	brls	800030e8 <RESET+0x48>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800030dc:	12 38       	cp.w	r8,r9
800030de:	fe 98 ff fa 	brls	800030d2 <RESET+0x32>
800030e2:	12 3a       	cp.w	r10,r9
800030e4:	c1 03       	brcs	80003104 <RESET+0x64>
800030e6:	cf 6b       	rjmp	800030d2 <RESET+0x32>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800030e8:	12 38       	cp.w	r8,r9
800030ea:	e0 8b 00 0d 	brhi	80003104 <RESET+0x64>
800030ee:	12 3a       	cp.w	r10,r9
800030f0:	c0 a3       	brcs	80003104 <RESET+0x64>
800030f2:	cf 0b       	rjmp	800030d2 <RESET+0x32>
	DELAY_US(RST_PULSE_WIDTH_NS);
	RST_HIGH();
800030f4:	32 8c       	mov	r12,40
800030f6:	f0 1f 00 06 	mcall	8000310c <RESET+0x6c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800030fa:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800030fe:	f0 ca ff 8d 	sub	r10,r8,-115
80003102:	ce 8b       	rjmp	800030d2 <RESET+0x32>
80003104:	d8 02       	popm	pc
80003106:	00 00       	add	r0,r0
80003108:	80 00       	ld.sh	r0,r0[0x0]
8000310a:	26 8a       	sub	r10,104
8000310c:	80 00       	ld.sh	r0,r0[0x0]
8000310e:	26 74       	sub	r4,103

80003110 <leer_temp>:
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
	return estado_usart2;
}

void leer_temp(char* temps)
{
80003110:	eb cd 40 80 	pushm	r7,lr
80003114:	20 6d       	sub	sp,24
80003116:	18 97       	mov	r7,r12
	double temp = 0;
	twim_package_t packet_received;
	uint8_t read_data[2];
	float temperature = 0;
	
	read_data[0] = read_data[1] = 0;
80003118:	30 08       	mov	r8,0
8000311a:	ba 98       	st.b	sp[0x1],r8
8000311c:	ba 88       	st.b	sp[0x0],r8
	
	status_code_t status;
	// TWI chip address to communicate with
	packet_received.chip = TARGET_ADDRESS;
8000311e:	34 89       	mov	r9,72
80003120:	50 19       	stdsp	sp[0x4],r9
	
	// Where to find the data to be written
	packet_received.buffer = read_data;
80003122:	50 3d       	stdsp	sp[0xc],sp
	
	// How many bytes do we want to read
	packet_received.length = AT30TSE_TEMPERATURE_REG_SIZE;
80003124:	30 29       	mov	r9,2
80003126:	50 49       	stdsp	sp[0x10],r9
	
	//! Transfer direction
	//packet_received.read = true;
	
	// Registry Address
	packet_received.addr[0] = AT30TSE_TEMPERATURE_REG;
80003128:	fb 68 00 08 	st.b	sp[8],r8
	
	// # of BYTES for Address
	packet_received.addr_length = 1;
8000312c:	30 18       	mov	r8,1
8000312e:	fb 68 00 0b 	st.b	sp[11],r8
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read (volatile avr32_twi_t *twim,
		const twi_package_t *package)
{
	return (twim_read_packet (twim, package));
80003132:	fa cb ff fc 	sub	r11,sp,-4
80003136:	fe 7c 44 00 	mov	r12,-48128
8000313a:	f0 1f 00 39 	mcall	8000321c <leer_temp+0x10c>
	//print_dbg ("Reading data from TARGET\r\n");
	// Read data from TARGET
	status = twi_master_read(&AVR32_TWIM0, &packet_received);
	
	
	if (status == STATUS_OK)
8000313e:	c6 61       	brne	8000320a <leer_temp+0xfa>
	{
		uint16_t data = (read_data[0] << 8) | read_data[1];
80003140:	1b 89       	ld.ub	r9,sp[0x0]
80003142:	1b 98       	ld.ub	r8,sp[0x1]
80003144:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80003148:	5c 88       	casts.h	r8
		int8_t sign = 1;

		//Check if negative and clear sign bit.
		if (data & (1 << 15)) {
8000314a:	30 09       	mov	r9,0
8000314c:	f2 08 19 00 	cp.h	r8,r9
80003150:	c0 35       	brlt	80003156 <leer_temp+0x46>
80003152:	30 1b       	mov	r11,1
80003154:	c0 58       	rjmp	8000315e <leer_temp+0x4e>
			sign *= -1;
			data &= ~(1 << 15);
80003156:	f1 d8 c0 0f 	bfextu	r8,r8,0x0,0xf
8000315a:	e0 6b 00 ff 	mov	r11,255
		}
		
		
		// Convert to temperature.
		switch (resolution) {
8000315e:	4b 19       	lddpc	r9,80003220 <leer_temp+0x110>
80003160:	13 89       	ld.ub	r9,r9[0x0]
80003162:	30 1a       	mov	r10,1
80003164:	f4 09 18 00 	cp.b	r9,r10
80003168:	c1 c0       	breq	800031a0 <leer_temp+0x90>
8000316a:	58 09       	cp.w	r9,0
8000316c:	c0 b0       	breq	80003182 <leer_temp+0x72>
8000316e:	30 2a       	mov	r10,2
80003170:	f4 09 18 00 	cp.b	r9,r10
80003174:	c2 50       	breq	800031be <leer_temp+0xae>
80003176:	30 3a       	mov	r10,3
80003178:	f4 09 18 00 	cp.b	r9,r10
8000317c:	c3 00       	breq	800031dc <leer_temp+0xcc>
8000317e:	30 0c       	mov	r12,0
80003180:	c3 c8       	rjmp	800031f8 <leer_temp+0xe8>
			case AT30TSE_CONFIG_RES_9_bit:
			data = (data >> 7);
			temperature = data * sign * 0.5;
80003182:	f1 d8 c0 e9 	bfextu	r8,r8,0x7,0x9
80003186:	5c 6b       	casts.b	r11
80003188:	f0 0b 02 4c 	mul	r12,r8,r11
8000318c:	f0 1f 00 26 	mcall	80003224 <leer_temp+0x114>
80003190:	30 08       	mov	r8,0
80003192:	fc 19 3f e0 	movh	r9,0x3fe0
80003196:	f0 1f 00 25 	mcall	80003228 <leer_temp+0x118>
8000319a:	f0 1f 00 25 	mcall	8000322c <leer_temp+0x11c>
			break;
8000319e:	c2 d8       	rjmp	800031f8 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_10_bit:
			data = (data >> 6);
			temperature = data * sign * 0.25;
800031a0:	f1 d8 c0 ca 	bfextu	r8,r8,0x6,0xa
800031a4:	5c 6b       	casts.b	r11
800031a6:	f0 0b 02 4c 	mul	r12,r8,r11
800031aa:	f0 1f 00 1f 	mcall	80003224 <leer_temp+0x114>
800031ae:	30 08       	mov	r8,0
800031b0:	fc 19 3f d0 	movh	r9,0x3fd0
800031b4:	f0 1f 00 1d 	mcall	80003228 <leer_temp+0x118>
800031b8:	f0 1f 00 1d 	mcall	8000322c <leer_temp+0x11c>
			break;
800031bc:	c1 e8       	rjmp	800031f8 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_11_bit:
			data = (data >> 5);
			temperature = data * sign * 0.125;
800031be:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
800031c2:	5c 6b       	casts.b	r11
800031c4:	f0 0b 02 4c 	mul	r12,r8,r11
800031c8:	f0 1f 00 17 	mcall	80003224 <leer_temp+0x114>
800031cc:	30 08       	mov	r8,0
800031ce:	fc 19 3f c0 	movh	r9,0x3fc0
800031d2:	f0 1f 00 16 	mcall	80003228 <leer_temp+0x118>
800031d6:	f0 1f 00 16 	mcall	8000322c <leer_temp+0x11c>
			break;
800031da:	c0 f8       	rjmp	800031f8 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_12_bit:
			data = (data >> 4);
			temperature = data * sign * 0.0625;
800031dc:	f1 d8 c0 8c 	bfextu	r8,r8,0x4,0xc
800031e0:	5c 6b       	casts.b	r11
800031e2:	f0 0b 02 4c 	mul	r12,r8,r11
800031e6:	f0 1f 00 10 	mcall	80003224 <leer_temp+0x114>
800031ea:	30 08       	mov	r8,0
800031ec:	fc 19 3f b0 	movh	r9,0x3fb0
800031f0:	f0 1f 00 0e 	mcall	80003228 <leer_temp+0x118>
800031f4:	f0 1f 00 0e 	mcall	8000322c <leer_temp+0x11c>
			default:
			break;
		}
		
		
		sprintf(temps,"%.1f",temperature);
800031f8:	f0 1f 00 0e 	mcall	80003230 <leer_temp+0x120>
800031fc:	bb 2b       	st.d	--sp,r10
800031fe:	48 eb       	lddpc	r11,80003234 <leer_temp+0x124>
80003200:	0e 9c       	mov	r12,r7
80003202:	f0 1f 00 0e 	mcall	80003238 <leer_temp+0x128>
80003206:	2f ed       	sub	sp,-8
80003208:	c0 68       	rjmp	80003214 <leer_temp+0x104>
		
	}
	
	else
		sprintf(temps,"%s","X");
8000320a:	30 2a       	mov	r10,2
8000320c:	48 cb       	lddpc	r11,8000323c <leer_temp+0x12c>
8000320e:	0e 9c       	mov	r12,r7
80003210:	f0 1f 00 0c 	mcall	80003240 <leer_temp+0x130>
}
80003214:	2f ad       	sub	sp,-24
80003216:	e3 cd 80 80 	ldm	sp++,r7,pc
8000321a:	00 00       	add	r0,r0
8000321c:	80 00       	ld.sh	r0,r0[0x0]
8000321e:	22 30       	sub	r0,35
80003220:	00 00       	add	r0,r0
80003222:	00 26       	rsub	r6,r0
80003224:	80 00       	ld.sh	r0,r0[0x0]
80003226:	3d 74       	mov	r4,-41
80003228:	80 00       	ld.sh	r0,r0[0x0]
8000322a:	3b 98       	mov	r8,-71
8000322c:	80 00       	ld.sh	r0,r0[0x0]
8000322e:	3e b4       	mov	r4,-21
80003230:	80 00       	ld.sh	r0,r0[0x0]
80003232:	3e 54       	mov	r4,-27
80003234:	80 00       	ld.sh	r0,r0[0x0]
80003236:	99 ac       	st.w	r12[0x28],r12
80003238:	80 00       	ld.sh	r0,r0[0x0]
8000323a:	42 f8       	lddsp	r8,sp[0xbc]
8000323c:	80 00       	ld.sh	r0,r0[0x0]
8000323e:	99 b4       	st.w	r12[0x2c],r4
80003240:	80 00       	ld.sh	r0,r0[0x0]
80003242:	41 a2       	lddsp	r2,sp[0x68]

80003244 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003244:	d4 01       	pushm	lr
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003246:	18 9b       	mov	r11,r12
80003248:	30 2c       	mov	r12,2
8000324a:	f0 1f 00 02 	mcall	80003250 <sysclk_enable_pba_module+0xc>
}
8000324e:	d8 02       	popm	pc
80003250:	80 00       	ld.sh	r0,r0[0x0]
80003252:	2e 80       	sub	r0,-24

80003254 <rs_232_init_usart>:
	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
}


int rs_232_init_usart()
{
80003254:	d4 01       	pushm	lr
		case AVR32_USART1_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART1);
			break;

		case AVR32_USART2_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART2);
80003256:	30 bc       	mov	r12,11
80003258:	f0 1f 00 05 	mcall	8000326c <rs_232_init_usart+0x18>
	sysclk_enable_peripheral_clock(&AVR32_USART2);	
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
8000325c:	e0 7a c1 38 	mov	r10,115000
80003260:	48 4b       	lddpc	r11,80003270 <rs_232_init_usart+0x1c>
80003262:	fe 7c 38 00 	mov	r12,-51200
80003266:	f0 1f 00 04 	mcall	80003274 <rs_232_init_usart+0x20>
	return estado_usart2;
}
8000326a:	d8 02       	popm	pc
8000326c:	80 00       	ld.sh	r0,r0[0x0]
8000326e:	32 44       	mov	r4,36
80003270:	00 00       	add	r0,r0
80003272:	00 0c       	add	r12,r0
80003274:	80 00       	ld.sh	r0,r0[0x0]
80003276:	2c 84       	sub	r4,-56

80003278 <rs_232_init_pins>:
	//

}

void rs_232_init_pins(void)
{
80003278:	d4 01       	pushm	lr
8000327a:	20 4d       	sub	sp,16
	gpio_map_t COMPORT0_GPIO_MAP =
	{
		{ USART2_RX_PIN, USART2_RX_FUNCTION },
		{ USART2_TX_PIN, USART2_TX_FUNCTION }
	};
8000327c:	48 88       	lddpc	r8,8000329c <rs_232_init_pins+0x24>
8000327e:	1a 9c       	mov	r12,sp
80003280:	70 09       	ld.w	r9,r8[0x0]
80003282:	50 09       	stdsp	sp[0x0],r9
80003284:	70 19       	ld.w	r9,r8[0x4]
80003286:	50 19       	stdsp	sp[0x4],r9
80003288:	70 29       	ld.w	r9,r8[0x8]
8000328a:	50 29       	stdsp	sp[0x8],r9
8000328c:	70 38       	ld.w	r8,r8[0xc]
8000328e:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
80003290:	30 2b       	mov	r11,2
80003292:	f0 1f 00 04 	mcall	800032a0 <rs_232_init_pins+0x28>
}
80003296:	2f cd       	sub	sp,-16
80003298:	d8 02       	popm	pc
8000329a:	00 00       	add	r0,r0
8000329c:	80 00       	ld.sh	r0,r0[0x0]
8000329e:	9d b8       	st.w	lr[0x2c],r8
800032a0:	80 00       	ld.sh	r0,r0[0x0]
800032a2:	25 8c       	sub	r12,88

800032a4 <init_i2c_pins>:
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
}

void init_i2c_pins(void)
{
800032a4:	d4 01       	pushm	lr
800032a6:	20 4d       	sub	sp,16
	const gpio_map_t TWI_GPIO_MAP = {
		{AVR32_TWIMS0_TWCK_0_3_PIN, AVR32_TWIMS0_TWCK_0_3_FUNCTION},
		{AVR32_TWIMS0_TWD_0_1_PIN, AVR32_TWIMS0_TWD_0_1_FUNCTION}
	};
800032a8:	48 88       	lddpc	r8,800032c8 <init_i2c_pins+0x24>
800032aa:	1a 9c       	mov	r12,sp
800032ac:	70 09       	ld.w	r9,r8[0x0]
800032ae:	50 09       	stdsp	sp[0x0],r9
800032b0:	70 19       	ld.w	r9,r8[0x4]
800032b2:	50 19       	stdsp	sp[0x4],r9
800032b4:	70 29       	ld.w	r9,r8[0x8]
800032b6:	50 29       	stdsp	sp[0x8],r9
800032b8:	70 38       	ld.w	r8,r8[0xc]
800032ba:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module (TWI_GPIO_MAP,
800032bc:	30 2b       	mov	r11,2
800032be:	f0 1f 00 04 	mcall	800032cc <init_i2c_pins+0x28>
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
800032c2:	2f cd       	sub	sp,-16
800032c4:	d8 02       	popm	pc
800032c6:	00 00       	add	r0,r0
800032c8:	80 00       	ld.sh	r0,r0[0x0]
800032ca:	99 9c       	st.w	r12[0x24],r12
800032cc:	80 00       	ld.sh	r0,r0[0x0]
800032ce:	25 8c       	sub	r12,88

800032d0 <spi_init_pins>:
	tc_start(tc, EXAMPLE_TC_CHANNEL);
}


void spi_init_pins(void)
{
800032d0:	d4 01       	pushm	lr
800032d2:	20 8d       	sub	sp,32
	{
		{SPI_SCK_PIN,  SPI_SCK_FUNCTION },  // SPI Clock.
		{SPI_MISO_PIN, SPI_MISO_FUNCTION},  // MISO.
		{SPI_MOSI_PIN, SPI_MOSI_FUNCTION},  // MOSI.
		{SPI_CS_PIN, SPI_CS_FUNCTION}  // CS.
	};
800032d4:	48 d8       	lddpc	r8,80003308 <spi_init_pins+0x38>
800032d6:	1a 9c       	mov	r12,sp
800032d8:	70 09       	ld.w	r9,r8[0x0]
800032da:	50 09       	stdsp	sp[0x0],r9
800032dc:	70 19       	ld.w	r9,r8[0x4]
800032de:	50 19       	stdsp	sp[0x4],r9
800032e0:	70 29       	ld.w	r9,r8[0x8]
800032e2:	50 29       	stdsp	sp[0x8],r9
800032e4:	70 39       	ld.w	r9,r8[0xc]
800032e6:	50 39       	stdsp	sp[0xc],r9
800032e8:	fa c9 ff f0 	sub	r9,sp,-16
800032ec:	2f 08       	sub	r8,-16
800032ee:	70 0a       	ld.w	r10,r8[0x0]
800032f0:	93 0a       	st.w	r9[0x0],r10
800032f2:	70 1a       	ld.w	r10,r8[0x4]
800032f4:	93 1a       	st.w	r9[0x4],r10
800032f6:	70 2a       	ld.w	r10,r8[0x8]
800032f8:	93 2a       	st.w	r9[0x8],r10
800032fa:	70 38       	ld.w	r8,r8[0xc]
800032fc:	93 38       	st.w	r9[0xc],r8

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
800032fe:	30 4b       	mov	r11,4
80003300:	f0 1f 00 03 	mcall	8000330c <spi_init_pins+0x3c>
}
80003304:	2f 8d       	sub	sp,-32
80003306:	d8 02       	popm	pc
80003308:	80 00       	ld.sh	r0,r0[0x0]
8000330a:	9d 90       	st.w	lr[0x24],r0
8000330c:	80 00       	ld.sh	r0,r0[0x0]
8000330e:	25 8c       	sub	r12,88

80003310 <led_init_pins>:
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
	spi_enable(AT86RFX_SPI);
}

void led_init_pins(void)
{
80003310:	d4 01       	pushm	lr
		gpio_configure_pin(LED_1, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));	
80003312:	30 5b       	mov	r11,5
80003314:	30 4c       	mov	r12,4
80003316:	f0 1f 00 06 	mcall	8000332c <led_init_pins+0x1c>
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
8000331a:	30 5b       	mov	r11,5
8000331c:	30 bc       	mov	r12,11
8000331e:	f0 1f 00 04 	mcall	8000332c <led_init_pins+0x1c>
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
80003322:	30 5b       	mov	r11,5
80003324:	32 9c       	mov	r12,41
80003326:	f0 1f 00 02 	mcall	8000332c <led_init_pins+0x1c>
}
8000332a:	d8 02       	popm	pc
8000332c:	80 00       	ld.sh	r0,r0[0x0]
8000332e:	25 bc       	sub	r12,91

80003330 <init_rf_pins>:
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
	}
} 

void init_rf_pins(void)
{
80003330:	d4 01       	pushm	lr
	//Configuracion de los pines para SPI
	spi_init_pins();
80003332:	f0 1f 00 08 	mcall	80003350 <init_rf_pins+0x20>

	//PIN para interrupcion externa RF PA13-> IRQ2
	gpio_configure_pin (AVR32_PIN_PA13, (GPIO_DIR_INPUT | GPIO_PULL_UP)); // PA13 IRQ2
80003336:	30 4b       	mov	r11,4
80003338:	30 dc       	mov	r12,13
8000333a:	f0 1f 00 07 	mcall	80003354 <init_rf_pins+0x24>
	gpio_enable_module_pin(AVR32_EIC_EXTINT_2_0_PIN, AVR32_EIC_EXTINT_2_0_FUNCTION); // Habilito interrupcion externa con este pin
8000333e:	30 6b       	mov	r11,6
80003340:	30 dc       	mov	r12,13
80003342:	f0 1f 00 06 	mcall	80003358 <init_rf_pins+0x28>
	//	gpio_enable_pin_interrupt(AT86RFX_IRQ_PIN, GPIO_RISING_EDGE);
	gpio_clear_pin_interrupt_flag(AT86RFX_IRQ_PIN);
80003346:	30 dc       	mov	r12,13
80003348:	f0 1f 00 05 	mcall	8000335c <init_rf_pins+0x2c>

	// 	gpio_configure_pin(AT86RFX_RST_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	// 	gpio_configure_pin(AT86RFX_SLP_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	//

}
8000334c:	d8 02       	popm	pc
8000334e:	00 00       	add	r0,r0
80003350:	80 00       	ld.sh	r0,r0[0x0]
80003352:	32 d0       	mov	r0,45
80003354:	80 00       	ld.sh	r0,r0[0x0]
80003356:	25 bc       	sub	r12,91
80003358:	80 00       	ld.sh	r0,r0[0x0]
8000335a:	24 f8       	sub	r8,79
8000335c:	80 00       	ld.sh	r0,r0[0x0]
8000335e:	26 b6       	sub	r6,107

80003360 <escribir_linea_pc>:
// 		return false; //el LRC del paquete y el calculado no coinciden
// 	}
// }

void escribir_linea_pc (char *str)
{
80003360:	d4 01       	pushm	lr
	usart_write_line(&AVR32_USART2,str);
80003362:	18 9b       	mov	r11,r12
80003364:	fe 7c 38 00 	mov	r12,-51200
80003368:	f0 1f 00 02 	mcall	80003370 <escribir_linea_pc+0x10>
}
8000336c:	d8 02       	popm	pc
8000336e:	00 00       	add	r0,r0
80003370:	80 00       	ld.sh	r0,r0[0x0]
80003372:	2c 34       	sub	r4,-61

80003374 <eic_int_handler2>:

// Manejo INTERRUPCION externa 2 (RF)

// PA13/GPIO 13/GLOC-OUT[0]/GLOC-IN[7]/TC0-A0/SCIF-GCLK[2]/PWMA-PWMA[13]/CAT-SMP/EIC-EXTINT[2]/CAT-CSA[0]/XIN32_2
static void eic_int_handler2(void)
{
80003374:	eb cd 40 80 	pushm	r7,lr
	
	IRQ_STATUS = pal_trx_reg_read(RG_IRQ_STATUS) & 0x0C;
80003378:	30 fc       	mov	r12,15
8000337a:	f0 1f 00 2a 	mcall	80003420 <eic_int_handler2+0xac>
8000337e:	e2 1c 00 0c 	andl	r12,0xc,COH
80003382:	4a 98       	lddpc	r8,80003424 <eic_int_handler2+0xb0>
80003384:	b0 8c       	st.b	r8[0x0],r12
	
	variable1=pal_trx_reg_read(RG_IRQ_STATUS);
80003386:	30 fc       	mov	r12,15
80003388:	f0 1f 00 26 	mcall	80003420 <eic_int_handler2+0xac>
8000338c:	4a 78       	lddpc	r8,80003428 <eic_int_handler2+0xb4>
8000338e:	b0 8c       	st.b	r8[0x0],r12
	variable2=pal_trx_reg_read(RG_IRQ_MASK);
80003390:	30 ec       	mov	r12,14
80003392:	f0 1f 00 24 	mcall	80003420 <eic_int_handler2+0xac>
80003396:	4a 68       	lddpc	r8,8000342c <eic_int_handler2+0xb8>
80003398:	b0 8c       	st.b	r8[0x0],r12
		
		// Interrupt Line must be cleared to enable
		eic_clear_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);
8000339a:	30 2b       	mov	r11,2
8000339c:	fe 7c 24 00 	mov	r12,-56320
800033a0:	f0 1f 00 24 	mcall	80003430 <eic_int_handler2+0xbc>
		//IRQ2 Pin 26 MCU --> Pin 24 T
		//IRQ_STATUS = pal_trx_reg_read(RG_IRQ_STATUS);
		//variable1=pal_trx_reg_read(RG_IRQ_STATUS);
		//variable2=pal_trx_reg_read(RG_IRQ_MASK);
		if (contadorRX>25){
800033a4:	4a 48       	lddpc	r8,80003434 <eic_int_handler2+0xc0>
800033a6:	11 89       	ld.ub	r9,r8[0x0]
800033a8:	31 98       	mov	r8,25
800033aa:	f0 09 18 00 	cp.b	r9,r8
800033ae:	e0 88 00 0f 	brls	800033cc <eic_int_handler2+0x58>
			escribir_linea_pc("\n\n a \n\n");
800033b2:	4a 27       	lddpc	r7,80003438 <eic_int_handler2+0xc4>
800033b4:	0e 9c       	mov	r12,r7
800033b6:	f0 1f 00 22 	mcall	8000343c <eic_int_handler2+0xc8>
			escribir_linea_pc(colaRX);
800033ba:	4a 2c       	lddpc	r12,80003440 <eic_int_handler2+0xcc>
800033bc:	f0 1f 00 20 	mcall	8000343c <eic_int_handler2+0xc8>
			escribir_linea_pc("\n\n a \n\n");
800033c0:	0e 9c       	mov	r12,r7
800033c2:	f0 1f 00 1f 	mcall	8000343c <eic_int_handler2+0xc8>
 			 contadorRX=0;
800033c6:	30 09       	mov	r9,0
800033c8:	49 b8       	lddpc	r8,80003434 <eic_int_handler2+0xc0>
800033ca:	b0 89       	st.b	r8[0x0],r9
		}
		switch (IRQ_STATUS){
800033cc:	49 68       	lddpc	r8,80003424 <eic_int_handler2+0xb0>
800033ce:	11 88       	ld.ub	r8,r8[0x0]
800033d0:	30 49       	mov	r9,4
800033d2:	f2 08 18 00 	cp.b	r8,r9
800033d6:	c1 40       	breq	800033fe <eic_int_handler2+0x8a>
800033d8:	30 89       	mov	r9,8
800033da:	f2 08 18 00 	cp.b	r8,r9
800033de:	c1 e1       	brne	8000341a <eic_int_handler2+0xa6>
			case TRX_IRQ_TRX_END:
				escribir_linea_pc("\n\n --> Trama enviada :) :) \r\n");
800033e0:	49 9c       	lddpc	r12,80003444 <eic_int_handler2+0xd0>
800033e2:	f0 1f 00 17 	mcall	8000343c <eic_int_handler2+0xc8>
				spi_read_single(&AVR32_SPI,&colaRX[contadorRX++]);
800033e6:	49 49       	lddpc	r9,80003434 <eic_int_handler2+0xc0>
800033e8:	13 88       	ld.ub	r8,r9[0x0]
800033ea:	f0 ca ff ff 	sub	r10,r8,-1
800033ee:	b2 8a       	st.b	r9[0x0],r10
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
800033f0:	fe 79 40 00 	mov	r9,-49152
800033f4:	72 2a       	ld.w	r10,r9[0x8]
 * \param data   Data to read
 *
 */
static inline void spi_read_single(volatile avr32_spi_t *spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(spi);
800033f6:	49 39       	lddpc	r9,80003440 <eic_int_handler2+0xcc>
800033f8:	f2 08 0b 0a 	st.b	r9[r8],r10
800033fc:	c0 f8       	rjmp	8000341a <eic_int_handler2+0xa6>
						
			break;
			case TRX_IRQ_RX_START:
			escribir_linea_pc("\n\n --> Trama recibida :) :) \r\n");
800033fe:	49 3c       	lddpc	r12,80003448 <eic_int_handler2+0xd4>
80003400:	f0 1f 00 0f 	mcall	8000343c <eic_int_handler2+0xc8>
				spi_read_single(&AVR32_SPI,&colaRX[contadorRX++]);
80003404:	48 c9       	lddpc	r9,80003434 <eic_int_handler2+0xc0>
80003406:	13 88       	ld.ub	r8,r9[0x0]
80003408:	f0 ca ff ff 	sub	r10,r8,-1
8000340c:	b2 8a       	st.b	r9[0x0],r10
8000340e:	fe 79 40 00 	mov	r9,-49152
80003412:	72 2a       	ld.w	r10,r9[0x8]
80003414:	48 b9       	lddpc	r9,80003440 <eic_int_handler2+0xcc>
80003416:	f2 08 0b 0a 	st.b	r9[r8],r10
			break;
		}
}
8000341a:	e3 cd 40 80 	ldm	sp++,r7,lr
8000341e:	d6 03       	rete
80003420:	80 00       	ld.sh	r0,r0[0x0]
80003422:	2d fc       	sub	r12,-33
80003424:	00 00       	add	r0,r0
80003426:	08 15       	sub	r5,r4
80003428:	00 00       	add	r0,r0
8000342a:	07 41       	ld.w	r1,--r3
8000342c:	00 00       	add	r0,r0
8000342e:	07 42       	ld.w	r2,--r3
80003430:	80 00       	ld.sh	r0,r0[0x0]
80003432:	24 dc       	sub	r12,77
80003434:	00 00       	add	r0,r0
80003436:	06 39       	cp.w	r9,r3
80003438:	80 00       	ld.sh	r0,r0[0x0]
8000343a:	99 b8       	st.w	r12[0x2c],r8
8000343c:	80 00       	ld.sh	r0,r0[0x0]
8000343e:	33 60       	mov	r0,54
80003440:	00 00       	add	r0,r0
80003442:	06 78       	tst	r8,r3
80003444:	80 00       	ld.sh	r0,r0[0x0]
80003446:	99 c0       	st.w	r12[0x30],r0
80003448:	80 00       	ld.sh	r0,r0[0x0]
8000344a:	99 e0       	st.w	r12[0x38],r0

8000344c <modeConfig>:
	Enable_global_interrupt();
	
	escribir_linea_pc("\n Terminando configuracion AT86RF212 \n\n");
}
void modeConfig()
{
8000344c:	d4 01       	pushm	lr
// cuando esta en modo de configuracion no hace nada, solo espera que le lleguen los datos
	uint8_t tam=8;
	while(cola_PC_nw < (pConfiguracion + 0x09));
8000344e:	49 48       	lddpc	r8,8000349c <modeConfig+0x50>
80003450:	11 89       	ld.ub	r9,r8[0x0]
80003452:	49 48       	lddpc	r8,800034a0 <modeConfig+0x54>
80003454:	11 8a       	ld.ub	r10,r8[0x0]
80003456:	f2 c8 ff f7 	sub	r8,r9,-9
8000345a:	10 3a       	cp.w	r10,r8
8000345c:	c1 e5       	brlt	80003498 <modeConfig+0x4c>
	// comprobar CRC
//	if (check_pack(tam)){
	// solo si pasa el crc sigo la configuracion
		tramaConfiguracion.crc = cola_PC[pConfiguracion+8];
8000345e:	49 28       	lddpc	r8,800034a4 <modeConfig+0x58>
80003460:	49 2a       	lddpc	r10,800034a8 <modeConfig+0x5c>
80003462:	f4 09 00 09 	add	r9,r10,r9
	
		// fin comprobacion
		
		tramaConfiguracion.cmd = cola_PC[pConfiguracion+3];
80003466:	13 ba       	ld.ub	r10,r9[0x3]
80003468:	b0 9a       	st.b	r8[0x1],r10
	
		tramaConfiguracion.payload[0] = cola_PC[pConfiguracion+5];	
8000346a:	13 db       	ld.ub	r11,r9[0x5]
8000346c:	b0 ab       	st.b	r8[0x2],r11
		tramaConfiguracion.payload[1] = cola_PC[pConfiguracion+6];
8000346e:	13 eb       	ld.ub	r11,r9[0x6]
80003470:	b0 bb       	st.b	r8[0x3],r11
		tramaConfiguracion.payload[2] = cola_PC[pConfiguracion+7];
80003472:	13 f9       	ld.ub	r9,r9[0x7]
80003474:	b0 c9       	st.b	r8[0x4],r9
	
		switch (tramaConfiguracion.cmd){
80003476:	33 18       	mov	r8,49
80003478:	f0 0a 18 00 	cp.b	r10,r8
8000347c:	c0 60       	breq	80003488 <modeConfig+0x3c>
8000347e:	33 28       	mov	r8,50
80003480:	f0 0a 18 00 	cp.b	r10,r8
80003484:	c0 b1       	brne	8000349a <modeConfig+0x4e>
80003486:	c0 58       	rjmp	80003490 <modeConfig+0x44>
			case BAUDRATE:
				escribir_linea_pc("\r\nConfiguracion del baud rate\n");
80003488:	48 9c       	lddpc	r12,800034ac <modeConfig+0x60>
8000348a:	f0 1f 00 0a 	mcall	800034b0 <modeConfig+0x64>
			break;
8000348e:	d8 02       	popm	pc
			case TEMPERATURA:
				escribir_linea_pc("\r\nVeo la temperatura\n");
80003490:	48 9c       	lddpc	r12,800034b4 <modeConfig+0x68>
80003492:	f0 1f 00 08 	mcall	800034b0 <modeConfig+0x64>
80003496:	d8 02       	popm	pc
80003498:	c0 08       	rjmp	80003498 <modeConfig+0x4c>
8000349a:	d8 02       	popm	pc
8000349c:	00 00       	add	r0,r0
8000349e:	06 38       	cp.w	r8,r3
800034a0:	00 00       	add	r0,r0
800034a2:	06 37       	cp.w	r7,r3
800034a4:	00 00       	add	r0,r0
800034a6:	07 43       	ld.w	r3,--r3
800034a8:	00 00       	add	r0,r0
800034aa:	07 4c       	ld.w	r12,--r3
800034ac:	80 00       	ld.sh	r0,r0[0x0]
800034ae:	9a 00       	ld.sh	r0,sp[0x0]
800034b0:	80 00       	ld.sh	r0,r0[0x0]
800034b2:	33 60       	mov	r0,54
800034b4:	80 00       	ld.sh	r0,r0[0x0]
800034b6:	9a 20       	ld.sh	r0,sp[0x4]

800034b8 <init_AT86RF212>:
	}
	delay_ms(1);
}

uint8_t init_AT86RF212(void)
{
800034b8:	eb cd 40 80 	pushm	r7,lr
	escribir_linea_pc("\n Inicializando AT86RF212 \n\n");
800034bc:	fe fc 02 60 	ld.w	r12,pc[608]
800034c0:	f0 1f 00 98 	mcall	80003720 <init_AT86RF212+0x268>
	Disable_global_interrupt();
800034c4:	d3 03       	ssrf	0x10
	
	//SLP_TR_LOW();
	
	
	//estadoPorPc();
	RESET();
800034c6:	f0 1f 00 98 	mcall	80003724 <init_AT86RF212+0x26c>
	//PAL_WAIT_1_US();
	pal_trx_reg_write(RG_IRQ_MASK, 0x00);
800034ca:	30 0b       	mov	r11,0
800034cc:	30 ec       	mov	r12,14
800034ce:	f0 1f 00 97 	mcall	80003728 <init_AT86RF212+0x270>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800034d2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800034d6:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800034da:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800034de:	14 38       	cp.w	r8,r10
800034e0:	e0 88 00 09 	brls	800034f2 <init_AT86RF212+0x3a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800034e4:	12 38       	cp.w	r8,r9
800034e6:	fe 98 ff fa 	brls	800034da <init_AT86RF212+0x22>
800034ea:	12 3a       	cp.w	r10,r9
800034ec:	e0 83 00 ce 	brlo	80003688 <init_AT86RF212+0x1d0>
800034f0:	cf 5b       	rjmp	800034da <init_AT86RF212+0x22>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800034f2:	12 38       	cp.w	r8,r9
800034f4:	e0 8b 00 ca 	brhi	80003688 <init_AT86RF212+0x1d0>
800034f8:	12 3a       	cp.w	r10,r9
800034fa:	e0 83 00 c7 	brlo	80003688 <init_AT86RF212+0x1d0>
800034fe:	ce eb       	rjmp	800034da <init_AT86RF212+0x22>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003500:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003504:	14 38       	cp.w	r8,r10
80003506:	e0 88 00 08 	brls	80003516 <init_AT86RF212+0x5e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000350a:	12 38       	cp.w	r8,r9
8000350c:	fe 98 ff fa 	brls	80003500 <init_AT86RF212+0x48>
80003510:	12 3a       	cp.w	r10,r9
80003512:	c0 73       	brcs	80003520 <init_AT86RF212+0x68>
80003514:	cf 6b       	rjmp	80003500 <init_AT86RF212+0x48>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003516:	12 38       	cp.w	r8,r9
80003518:	e0 8b 00 04 	brhi	80003520 <init_AT86RF212+0x68>
8000351c:	12 3a       	cp.w	r10,r9
8000351e:	cf 12       	brcc	80003500 <init_AT86RF212+0x48>
	PAL_WAIT_1_US();
	pal_trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF); // Forzar el estado off
	DELAY_US(RST_PULSE_WIDTH_US); //tTR10
	
	//variable1=getStateAT86RF212();
	while(getStateAT86RF212()!= CMD_TRX_OFF); // espero el estado off
80003520:	30 87       	mov	r7,8
80003522:	f0 1f 00 83 	mcall	8000372c <init_AT86RF212+0x274>
80003526:	ee 0c 18 00 	cp.b	r12,r7
8000352a:	cf c1       	brne	80003522 <init_AT86RF212+0x6a>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000352c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003530:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003534:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003538:	14 38       	cp.w	r8,r10
8000353a:	e0 88 00 09 	brls	8000354c <init_AT86RF212+0x94>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000353e:	12 38       	cp.w	r8,r9
80003540:	fe 98 ff fa 	brls	80003534 <init_AT86RF212+0x7c>
80003544:	12 3a       	cp.w	r10,r9
80003546:	e0 83 00 aa 	brlo	8000369a <init_AT86RF212+0x1e2>
8000354a:	cf 5b       	rjmp	80003534 <init_AT86RF212+0x7c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000354c:	12 38       	cp.w	r8,r9
8000354e:	e0 8b 00 a6 	brhi	8000369a <init_AT86RF212+0x1e2>
80003552:	12 3a       	cp.w	r10,r9
80003554:	e0 83 00 a3 	brlo	8000369a <init_AT86RF212+0x1e2>
80003558:	ce eb       	rjmp	80003534 <init_AT86RF212+0x7c>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000355a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000355e:	14 38       	cp.w	r8,r10
80003560:	e0 88 00 09 	brls	80003572 <init_AT86RF212+0xba>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003564:	12 38       	cp.w	r8,r9
80003566:	fe 98 ff fa 	brls	8000355a <init_AT86RF212+0xa2>
8000356a:	12 3a       	cp.w	r10,r9
8000356c:	e0 83 00 a0 	brlo	800036ac <init_AT86RF212+0x1f4>
80003570:	cf 5b       	rjmp	8000355a <init_AT86RF212+0xa2>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003572:	12 38       	cp.w	r8,r9
80003574:	e0 8b 00 9c 	brhi	800036ac <init_AT86RF212+0x1f4>
80003578:	12 3a       	cp.w	r10,r9
8000357a:	e0 83 00 99 	brlo	800036ac <init_AT86RF212+0x1f4>
8000357e:	ce eb       	rjmp	8000355a <init_AT86RF212+0xa2>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003580:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003584:	14 38       	cp.w	r8,r10
80003586:	e0 88 00 09 	brls	80003598 <init_AT86RF212+0xe0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000358a:	12 38       	cp.w	r8,r9
8000358c:	fe 98 ff fa 	brls	80003580 <init_AT86RF212+0xc8>
80003590:	12 3a       	cp.w	r10,r9
80003592:	e0 83 00 96 	brlo	800036be <init_AT86RF212+0x206>
80003596:	cf 5b       	rjmp	80003580 <init_AT86RF212+0xc8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003598:	12 38       	cp.w	r8,r9
8000359a:	e0 8b 00 92 	brhi	800036be <init_AT86RF212+0x206>
8000359e:	12 3a       	cp.w	r10,r9
800035a0:	e0 83 00 8f 	brlo	800036be <init_AT86RF212+0x206>
800035a4:	ce eb       	rjmp	80003580 <init_AT86RF212+0xc8>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035a6:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035aa:	14 38       	cp.w	r8,r10
800035ac:	e0 88 00 09 	brls	800035be <init_AT86RF212+0x106>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035b0:	12 38       	cp.w	r8,r9
800035b2:	fe 98 ff fa 	brls	800035a6 <init_AT86RF212+0xee>
800035b6:	12 3a       	cp.w	r10,r9
800035b8:	e0 83 00 8c 	brlo	800036d0 <init_AT86RF212+0x218>
800035bc:	cf 5b       	rjmp	800035a6 <init_AT86RF212+0xee>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800035be:	12 38       	cp.w	r8,r9
800035c0:	e0 8b 00 88 	brhi	800036d0 <init_AT86RF212+0x218>
800035c4:	12 3a       	cp.w	r10,r9
800035c6:	e0 83 00 85 	brlo	800036d0 <init_AT86RF212+0x218>
800035ca:	ce eb       	rjmp	800035a6 <init_AT86RF212+0xee>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035cc:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035d0:	14 38       	cp.w	r8,r10
800035d2:	e0 88 00 08 	brls	800035e2 <init_AT86RF212+0x12a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035d6:	12 38       	cp.w	r8,r9
800035d8:	fe 98 ff fa 	brls	800035cc <init_AT86RF212+0x114>
800035dc:	12 3a       	cp.w	r10,r9
800035de:	c7 e3       	brcs	800036da <init_AT86RF212+0x222>
800035e0:	cf 6b       	rjmp	800035cc <init_AT86RF212+0x114>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800035e2:	12 38       	cp.w	r8,r9
800035e4:	e0 8b 00 7b 	brhi	800036da <init_AT86RF212+0x222>
800035e8:	12 3a       	cp.w	r10,r9
800035ea:	c7 83       	brcs	800036da <init_AT86RF212+0x222>
800035ec:	cf 0b       	rjmp	800035cc <init_AT86RF212+0x114>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035ee:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035f2:	14 38       	cp.w	r8,r10
800035f4:	e0 88 00 08 	brls	80003604 <init_AT86RF212+0x14c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035f8:	12 38       	cp.w	r8,r9
800035fa:	fe 98 ff fa 	brls	800035ee <init_AT86RF212+0x136>
800035fe:	12 3a       	cp.w	r10,r9
80003600:	c7 43       	brcs	800036e8 <init_AT86RF212+0x230>
80003602:	cf 6b       	rjmp	800035ee <init_AT86RF212+0x136>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003604:	12 38       	cp.w	r8,r9
80003606:	e0 8b 00 71 	brhi	800036e8 <init_AT86RF212+0x230>
8000360a:	12 3a       	cp.w	r10,r9
8000360c:	c6 e3       	brcs	800036e8 <init_AT86RF212+0x230>
8000360e:	cf 0b       	rjmp	800035ee <init_AT86RF212+0x136>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003610:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003614:	14 38       	cp.w	r8,r10
80003616:	e0 88 00 08 	brls	80003626 <init_AT86RF212+0x16e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000361a:	12 38       	cp.w	r8,r9
8000361c:	fe 98 ff fa 	brls	80003610 <init_AT86RF212+0x158>
80003620:	12 3a       	cp.w	r10,r9
80003622:	c0 73       	brcs	80003630 <init_AT86RF212+0x178>
80003624:	cf 6b       	rjmp	80003610 <init_AT86RF212+0x158>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003626:	12 38       	cp.w	r8,r9
80003628:	e0 8b 00 04 	brhi	80003630 <init_AT86RF212+0x178>
8000362c:	12 3a       	cp.w	r10,r9
8000362e:	cf 12       	brcc	80003610 <init_AT86RF212+0x158>
	promiscuous_mode();
	PAL_WAIT_1_US();
	pal_trx_reg_write(RG_TRX_STATE, CMD_FORCE_PLL_ON);// seteo el tran en
	DELAY_US(TIME_PLL_ON_RX_ON);

	while (getStateAT86RF212()!=CMD_PLL_ON);
80003630:	30 97       	mov	r7,9
80003632:	f0 1f 00 3f 	mcall	8000372c <init_AT86RF212+0x274>
80003636:	ee 0c 18 00 	cp.b	r12,r7
8000363a:	cf c1       	brne	80003632 <init_AT86RF212+0x17a>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000363c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003640:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003644:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003648:	14 38       	cp.w	r8,r10
8000364a:	e0 88 00 08 	brls	8000365a <init_AT86RF212+0x1a2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000364e:	12 38       	cp.w	r8,r9
80003650:	fe 98 ff fa 	brls	80003644 <init_AT86RF212+0x18c>
80003654:	12 3a       	cp.w	r10,r9
80003656:	c5 23       	brcs	800036fa <init_AT86RF212+0x242>
80003658:	cf 6b       	rjmp	80003644 <init_AT86RF212+0x18c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000365a:	12 38       	cp.w	r8,r9
8000365c:	e0 8b 00 4f 	brhi	800036fa <init_AT86RF212+0x242>
80003660:	12 3a       	cp.w	r10,r9
80003662:	c4 c3       	brcs	800036fa <init_AT86RF212+0x242>
80003664:	cf 0b       	rjmp	80003644 <init_AT86RF212+0x18c>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003666:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000366a:	14 38       	cp.w	r8,r10
8000366c:	e0 88 00 08 	brls	8000367c <init_AT86RF212+0x1c4>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003670:	12 38       	cp.w	r8,r9
80003672:	fe 98 ff fa 	brls	80003666 <init_AT86RF212+0x1ae>
80003676:	12 3a       	cp.w	r10,r9
80003678:	c4 a3       	brcs	8000370c <init_AT86RF212+0x254>
8000367a:	cf 6b       	rjmp	80003666 <init_AT86RF212+0x1ae>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000367c:	12 38       	cp.w	r8,r9
8000367e:	e0 8b 00 47 	brhi	8000370c <init_AT86RF212+0x254>
80003682:	12 3a       	cp.w	r10,r9
80003684:	c4 43       	brcs	8000370c <init_AT86RF212+0x254>
80003686:	cf 0b       	rjmp	80003666 <init_AT86RF212+0x1ae>
	//estadoPorPc();
	RESET();
	//PAL_WAIT_1_US();
	pal_trx_reg_write(RG_IRQ_MASK, 0x00);
	PAL_WAIT_1_US();
	pal_trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF); // Forzar el estado off
80003688:	30 3b       	mov	r11,3
8000368a:	30 2c       	mov	r12,2
8000368c:	f0 1f 00 27 	mcall	80003728 <init_AT86RF212+0x270>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003690:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003694:	f0 ca ff ff 	sub	r10,r8,-1
80003698:	c3 4b       	rjmp	80003500 <init_AT86RF212+0x48>
	DELAY_US(RST_PULSE_WIDTH_US); //tTR10
	
	//variable1=getStateAT86RF212();
	while(getStateAT86RF212()!= CMD_TRX_OFF); // espero el estado off
	PAL_WAIT_1_US();
	pal_trx_reg_write(RG_TRX_CTRL_0, 0x08);
8000369a:	30 8b       	mov	r11,8
8000369c:	30 3c       	mov	r12,3
8000369e:	f0 1f 00 23 	mcall	80003728 <init_AT86RF212+0x270>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800036a2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800036a6:	f0 ca ff ff 	sub	r10,r8,-1
800036aa:	c5 8b       	rjmp	8000355a <init_AT86RF212+0xa2>
	//pal_trx_reg_write(RG_PHY_CC_CCA,||SR_SUB_MODE); // 914Mhz set channel ->
	PAL_WAIT_1_US();
	pal_trx_reg_write(RG_TRX_CTRL_1, 0x22); // 1 -> TX AUTO_CRC && 1-> IRQ_MASK_MODE
800036ac:	32 2b       	mov	r11,34
800036ae:	30 4c       	mov	r12,4
800036b0:	f0 1f 00 1e 	mcall	80003728 <init_AT86RF212+0x270>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800036b4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800036b8:	f0 ca ff ff 	sub	r10,r8,-1
800036bc:	c6 2b       	rjmp	80003580 <init_AT86RF212+0xc8>
	PAL_WAIT_1_US();
	//pal_trx_reg_write(RG_RX_CTRL, 0x20);
	pal_trx_reg_write(RG_IRQ_MASK, 0x0C);
800036be:	30 cb       	mov	r11,12
800036c0:	30 ec       	mov	r12,14
800036c2:	f0 1f 00 1a 	mcall	80003728 <init_AT86RF212+0x270>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800036c6:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800036ca:	f0 ca ff ff 	sub	r10,r8,-1
800036ce:	c6 cb       	rjmp	800035a6 <init_AT86RF212+0xee>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800036d0:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800036d4:	f0 ca ff ff 	sub	r10,r8,-1
800036d8:	c7 ab       	rjmp	800035cc <init_AT86RF212+0x114>
//	pal_trx_reg_write(RG_TRX_CTRL_2, 0x00); // configuracion de velocidad y frec
	PAL_WAIT_1_US();
	//pal_trx_reg_write(RG_XOSC_CTRL, 0x40); // manejo del cristal externo y capacitores se muere cuando se activa
	PAL_WAIT_1_US();
	promiscuous_mode();
800036da:	f0 1f 00 16 	mcall	80003730 <init_AT86RF212+0x278>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800036de:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800036e2:	f0 ca ff ff 	sub	r10,r8,-1
800036e6:	c8 4b       	rjmp	800035ee <init_AT86RF212+0x136>
	PAL_WAIT_1_US();
	pal_trx_reg_write(RG_TRX_STATE, CMD_FORCE_PLL_ON);// seteo el tran en
800036e8:	30 4b       	mov	r11,4
800036ea:	30 2c       	mov	r12,2
800036ec:	f0 1f 00 0f 	mcall	80003728 <init_AT86RF212+0x270>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800036f0:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800036f4:	f0 ca ff ff 	sub	r10,r8,-1
800036f8:	c8 cb       	rjmp	80003610 <init_AT86RF212+0x158>
	DELAY_US(TIME_PLL_ON_RX_ON);

	while (getStateAT86RF212()!=CMD_PLL_ON);
	PAL_WAIT_1_US();
	pal_trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
800036fa:	30 6b       	mov	r11,6
800036fc:	30 2c       	mov	r12,2
800036fe:	f0 1f 00 0b 	mcall	80003728 <init_AT86RF212+0x270>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003702:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003706:	f0 ca ff ff 	sub	r10,r8,-1
8000370a:	ca eb       	rjmp	80003666 <init_AT86RF212+0x1ae>
	PAL_WAIT_1_US();
 	
	cpu_irq_enable();
8000370c:	d5 03       	csrf	0x10
	Enable_global_interrupt();
8000370e:	d5 03       	csrf	0x10
	
	escribir_linea_pc("\n Terminando configuracion AT86RF212 \n\n");
80003710:	48 9c       	lddpc	r12,80003734 <init_AT86RF212+0x27c>
80003712:	f0 1f 00 04 	mcall	80003720 <init_AT86RF212+0x268>
}
80003716:	e3 cd 80 80 	ldm	sp++,r7,pc
8000371a:	00 00       	add	r0,r0
8000371c:	80 00       	ld.sh	r0,r0[0x0]
8000371e:	9a 38       	ld.sh	r8,sp[0x6]
80003720:	80 00       	ld.sh	r0,r0[0x0]
80003722:	33 60       	mov	r0,54
80003724:	80 00       	ld.sh	r0,r0[0x0]
80003726:	30 a0       	mov	r0,10
80003728:	80 00       	ld.sh	r0,r0[0x0]
8000372a:	2d 90       	sub	r0,-39
8000372c:	80 00       	ld.sh	r0,r0[0x0]
8000372e:	2f 44       	sub	r4,-12
80003730:	80 00       	ld.sh	r0,r0[0x0]
80003732:	30 58       	mov	r8,5
80003734:	80 00       	ld.sh	r0,r0[0x0]
80003736:	9a 58       	ld.sh	r8,sp[0xa]

80003738 <estadoPorPc>:
	RST_LOW();
	pal_trx_reg_write(RG_TRX_CTRL_0,0x08);
	//pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_TRX_OFF);
	
}
void estadoPorPc(){
80003738:	d4 01       	pushm	lr
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000373a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000373e:	f0 ca ff 8d 	sub	r10,r8,-115
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003742:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003746:	14 38       	cp.w	r8,r10
80003748:	e0 88 00 08 	brls	80003758 <estadoPorPc+0x20>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000374c:	12 38       	cp.w	r8,r9
8000374e:	fe 98 ff fa 	brls	80003742 <estadoPorPc+0xa>
80003752:	12 3a       	cp.w	r10,r9
80003754:	c5 13       	brcs	800037f6 <estadoPorPc+0xbe>
80003756:	cf 6b       	rjmp	80003742 <estadoPorPc+0xa>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003758:	12 38       	cp.w	r8,r9
8000375a:	e0 8b 00 4e 	brhi	800037f6 <estadoPorPc+0xbe>
8000375e:	12 3a       	cp.w	r10,r9
80003760:	c4 b3       	brcs	800037f6 <estadoPorPc+0xbe>
80003762:	cf 0b       	rjmp	80003742 <estadoPorPc+0xa>
	delay_ms(1);
	switch (getStateAT86RF212()){
		case P_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado ON\n");
80003764:	4a 9c       	lddpc	r12,80003808 <estadoPorPc+0xd0>
80003766:	f0 1f 00 2a 	mcall	8000380c <estadoPorPc+0xd4>
		break;
8000376a:	c3 18       	rjmp	800037cc <estadoPorPc+0x94>
		case BUSY_RX:
		escribir_linea_pc("\r\n AT86RF212 en estado BUSY_RX\n");
8000376c:	4a 9c       	lddpc	r12,80003810 <estadoPorPc+0xd8>
8000376e:	f0 1f 00 28 	mcall	8000380c <estadoPorPc+0xd4>
		break;
80003772:	c2 d8       	rjmp	800037cc <estadoPorPc+0x94>
		case RX_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado RX\n");
80003774:	4a 8c       	lddpc	r12,80003814 <estadoPorPc+0xdc>
80003776:	f0 1f 00 26 	mcall	8000380c <estadoPorPc+0xd4>
		break;
8000377a:	c2 98       	rjmp	800037cc <estadoPorPc+0x94>
		case TRX_OFF:
		escribir_linea_pc("\r\n AT86RF212 en estado TRX_OFF \n");
8000377c:	4a 7c       	lddpc	r12,80003818 <estadoPorPc+0xe0>
8000377e:	f0 1f 00 24 	mcall	8000380c <estadoPorPc+0xd4>
		break;
80003782:	c2 58       	rjmp	800037cc <estadoPorPc+0x94>
		case PLL_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado PLL_ON\n");
80003784:	4a 6c       	lddpc	r12,8000381c <estadoPorPc+0xe4>
80003786:	f0 1f 00 22 	mcall	8000380c <estadoPorPc+0xd4>
		break;
8000378a:	c2 18       	rjmp	800037cc <estadoPorPc+0x94>
		case TRX_SLEEP:
		escribir_linea_pc("\r\n AT86RF212 en estado TRX_SLEEP \n");
8000378c:	4a 5c       	lddpc	r12,80003820 <estadoPorPc+0xe8>
8000378e:	f0 1f 00 20 	mcall	8000380c <estadoPorPc+0xd4>
		break;
80003792:	c1 d8       	rjmp	800037cc <estadoPorPc+0x94>
		case BUSY_RX_AACK:
		escribir_linea_pc("\r\n AT86RF212 en estado BUSY_RX_AACK\n");
80003794:	4a 4c       	lddpc	r12,80003824 <estadoPorPc+0xec>
80003796:	f0 1f 00 1e 	mcall	8000380c <estadoPorPc+0xd4>
		break;
8000379a:	c1 98       	rjmp	800037cc <estadoPorPc+0x94>
		case BUSY_TX_ARET:
		escribir_linea_pc("\r\n AT86RF212 en estado BUSY_TX_ARET \n");
8000379c:	4a 3c       	lddpc	r12,80003828 <estadoPorPc+0xf0>
8000379e:	f0 1f 00 1c 	mcall	8000380c <estadoPorPc+0xd4>
		break;
800037a2:	c1 58       	rjmp	800037cc <estadoPorPc+0x94>
		case RX_AACK_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado RX_AACK_ON\n");
800037a4:	4a 2c       	lddpc	r12,8000382c <estadoPorPc+0xf4>
800037a6:	f0 1f 00 1a 	mcall	8000380c <estadoPorPc+0xd4>
		break;
800037aa:	c1 18       	rjmp	800037cc <estadoPorPc+0x94>
		case CMD_TX_ARET_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado TX_ARET_ON\n");
800037ac:	4a 1c       	lddpc	r12,80003830 <estadoPorPc+0xf8>
800037ae:	f0 1f 00 18 	mcall	8000380c <estadoPorPc+0xd4>
		case RX_ON_NOCLK :
		escribir_linea_pc("\r\n AT86RF212 en estado RX_ON_NOCLK \n");
800037b2:	4a 1c       	lddpc	r12,80003834 <estadoPorPc+0xfc>
800037b4:	f0 1f 00 16 	mcall	8000380c <estadoPorPc+0xd4>
		case RX_AACK_ON_NOCLK:
		escribir_linea_pc("\r\n AT86RF212 en estado RX_AACK_ON_NOCLK \n");
800037b8:	4a 0c       	lddpc	r12,80003838 <estadoPorPc+0x100>
800037ba:	f0 1f 00 15 	mcall	8000380c <estadoPorPc+0xd4>
		case STATE_TRANSITION_IN_PROGRESS:
		escribir_linea_pc("\r\n :'(  STATE_TRANSITION_IN_PROGRESS ");
800037be:	4a 0c       	lddpc	r12,8000383c <estadoPorPc+0x104>
800037c0:	f0 1f 00 13 	mcall	8000380c <estadoPorPc+0xd4>
		break;
800037c4:	c0 48       	rjmp	800037cc <estadoPorPc+0x94>
		
		default:
		escribir_linea_pc("\r\n estado no contemplado");
800037c6:	49 fc       	lddpc	r12,80003840 <estadoPorPc+0x108>
800037c8:	f0 1f 00 11 	mcall	8000380c <estadoPorPc+0xd4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800037cc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800037d0:	f0 ca ff 8d 	sub	r10,r8,-115
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800037d4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800037d8:	14 38       	cp.w	r8,r10
800037da:	e0 88 00 08 	brls	800037ea <estadoPorPc+0xb2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800037de:	12 38       	cp.w	r8,r9
800037e0:	fe 98 ff fa 	brls	800037d4 <estadoPorPc+0x9c>
800037e4:	12 3a       	cp.w	r10,r9
800037e6:	c1 03       	brcs	80003806 <estadoPorPc+0xce>
800037e8:	cf 6b       	rjmp	800037d4 <estadoPorPc+0x9c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800037ea:	12 38       	cp.w	r8,r9
800037ec:	e0 8b 00 0d 	brhi	80003806 <estadoPorPc+0xce>
800037f0:	12 3a       	cp.w	r10,r9
800037f2:	c0 a3       	brcs	80003806 <estadoPorPc+0xce>
800037f4:	cf 0b       	rjmp	800037d4 <estadoPorPc+0x9c>
	//pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_TRX_OFF);
	
}
void estadoPorPc(){
	delay_ms(1);
	switch (getStateAT86RF212()){
800037f6:	f0 1f 00 14 	mcall	80003844 <estadoPorPc+0x10c>
800037fa:	59 fc       	cp.w	r12,31
800037fc:	fe 9b ff e5 	brhi	800037c6 <estadoPorPc+0x8e>
80003800:	49 28       	lddpc	r8,80003848 <estadoPorPc+0x110>
80003802:	f0 0c 03 2f 	ld.w	pc,r8[r12<<0x2]
80003806:	d8 02       	popm	pc
80003808:	80 00       	ld.sh	r0,r0[0x0]
8000380a:	9a 80       	ld.uh	r0,sp[0x0]
8000380c:	80 00       	ld.sh	r0,r0[0x0]
8000380e:	33 60       	mov	r0,54
80003810:	80 00       	ld.sh	r0,r0[0x0]
80003812:	9a 9c       	ld.uh	r12,sp[0x2]
80003814:	80 00       	ld.sh	r0,r0[0x0]
80003816:	9a bc       	ld.uh	r12,sp[0x6]
80003818:	80 00       	ld.sh	r0,r0[0x0]
8000381a:	9a d8       	ld.uh	r8,sp[0xa]
8000381c:	80 00       	ld.sh	r0,r0[0x0]
8000381e:	9a fc       	ld.uh	r12,sp[0xe]
80003820:	80 00       	ld.sh	r0,r0[0x0]
80003822:	9b 1c       	st.w	sp[0x4],r12
80003824:	80 00       	ld.sh	r0,r0[0x0]
80003826:	9b 40       	st.w	sp[0x10],r0
80003828:	80 00       	ld.sh	r0,r0[0x0]
8000382a:	9b 68       	st.w	sp[0x18],r8
8000382c:	80 00       	ld.sh	r0,r0[0x0]
8000382e:	9b 90       	st.w	sp[0x24],r0
80003830:	80 00       	ld.sh	r0,r0[0x0]
80003832:	9b b4       	st.w	sp[0x2c],r4
80003834:	80 00       	ld.sh	r0,r0[0x0]
80003836:	9b d8       	st.w	sp[0x34],r8
80003838:	80 00       	ld.sh	r0,r0[0x0]
8000383a:	9c 00       	ld.sh	r0,lr[0x0]
8000383c:	80 00       	ld.sh	r0,r0[0x0]
8000383e:	9c 2c       	ld.sh	r12,lr[0x4]
80003840:	80 00       	ld.sh	r0,r0[0x0]
80003842:	9c 54       	ld.sh	r4,lr[0xa]
80003844:	80 00       	ld.sh	r0,r0[0x0]
80003846:	2f 44       	sub	r4,-12
80003848:	80 00       	ld.sh	r0,r0[0x0]
8000384a:	99 18       	st.w	r12[0x4],r8

8000384c <init_i2c_module>:
	gpio_enable_module (TWI_GPIO_MAP,
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
void init_i2c_module(void)
{
8000384c:	d4 01       	pushm	lr
8000384e:	20 4d       	sub	sp,16
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003850:	30 eb       	mov	r11,14
80003852:	30 2c       	mov	r12,2
80003854:	f0 1f 00 0e 	mcall	8000388c <init_i2c_module+0x40>
	{
		.pba_hz = sysclk_get_cpu_hz(),
		.speed = 10000,
		.chip = TARGET_ADDRESS,
		.smbus = 0,
	};
80003858:	e0 78 c1 38 	mov	r8,115000
8000385c:	50 08       	stdsp	sp[0x0],r8
8000385e:	e0 68 27 10 	mov	r8,10000
80003862:	50 18       	stdsp	sp[0x4],r8
80003864:	34 88       	mov	r8,72
80003866:	50 28       	stdsp	sp[0x8],r8
80003868:	30 08       	mov	r8,0
8000386a:	fb 68 00 0c 	st.b	sp[12],r8
	
	// Initialize as master.
	int status = twim_master_init (&AVR32_TWIM0, &TWIM_OPTIONS);
8000386e:	1a 9b       	mov	r11,sp
80003870:	fe 7c 44 00 	mov	r12,-48128
80003874:	f0 1f 00 07 	mcall	80003890 <init_i2c_module+0x44>
	
	// Check whether TARGET device is connected
	
	if (status == STATUS_OK) {
80003878:	c0 51       	brne	80003882 <init_i2c_module+0x36>
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tPASS\r\n");
8000387a:	48 7c       	lddpc	r12,80003894 <init_i2c_module+0x48>
8000387c:	f0 1f 00 07 	mcall	80003898 <init_i2c_module+0x4c>
80003880:	c0 48       	rjmp	80003888 <init_i2c_module+0x3c>
	} else {
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
80003882:	48 7c       	lddpc	r12,8000389c <init_i2c_module+0x50>
80003884:	f0 1f 00 05 	mcall	80003898 <init_i2c_module+0x4c>
	}
} 
80003888:	2f cd       	sub	sp,-16
8000388a:	d8 02       	popm	pc
8000388c:	80 00       	ld.sh	r0,r0[0x0]
8000388e:	2e 80       	sub	r0,-24
80003890:	80 00       	ld.sh	r0,r0[0x0]
80003892:	23 40       	sub	r0,52
80003894:	80 00       	ld.sh	r0,r0[0x0]
80003896:	9d 14       	st.w	lr[0x4],r4
80003898:	80 00       	ld.sh	r0,r0[0x0]
8000389a:	33 60       	mov	r0,54
8000389c:	80 00       	ld.sh	r0,r0[0x0]
8000389e:	9d 28       	st.w	lr[0x8],r8

800038a0 <spi_init_module>:
	};

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
}
void spi_init_module(void)
{
800038a0:	eb cd 40 e0 	pushm	r5-r7,lr
800038a4:	20 4d       	sub	sp,16
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 0
	};
800038a6:	4a 48       	lddpc	r8,80003934 <spi_init_module+0x94>
800038a8:	1a 95       	mov	r5,sp
800038aa:	70 09       	ld.w	r9,r8[0x0]
800038ac:	50 09       	stdsp	sp[0x0],r9
800038ae:	70 19       	ld.w	r9,r8[0x4]
800038b0:	50 19       	stdsp	sp[0x4],r9
800038b2:	70 29       	ld.w	r9,r8[0x8]
800038b4:	50 29       	stdsp	sp[0x8],r9
800038b6:	70 38       	ld.w	r8,r8[0xc]
800038b8:	50 38       	stdsp	sp[0xc],r8
800038ba:	30 db       	mov	r11,13
800038bc:	30 2c       	mov	r12,2
800038be:	f0 1f 00 1f 	mcall	80003938 <spi_init_module+0x98>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800038c2:	fe 77 40 00 	mov	r7,-49152
800038c6:	e0 68 00 80 	mov	r8,128
800038ca:	8f 08       	st.w	r7[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
800038cc:	6e 18       	ld.w	r8,r7[0x4]
800038ce:	30 19       	mov	r9,1
800038d0:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
800038d4:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
800038d6:	6e 18       	ld.w	r8,r7[0x4]
800038d8:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
800038dc:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
800038de:	6e 18       	ld.w	r8,r7[0x4]
800038e0:	30 06       	mov	r6,0
800038e2:	f1 d6 d0 e1 	bfins	r8,r6,0x7,0x1
800038e6:	8f 18       	st.w	r7[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
800038e8:	6e 18       	ld.w	r8,r7[0x4]
800038ea:	30 f9       	mov	r9,15
800038ec:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
800038f0:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
800038f2:	6e 18       	ld.w	r8,r7[0x4]
800038f4:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
800038f8:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
800038fa:	6e 18       	ld.w	r8,r7[0x4]
800038fc:	f1 d6 d0 41 	bfins	r8,r6,0x2,0x1
80003900:	8f 18       	st.w	r7[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
80003902:	6e 18       	ld.w	r8,r7[0x4]
80003904:	f1 d6 d3 08 	bfins	r8,r6,0x18,0x8
80003908:	8f 18       	st.w	r7[0x4],r8

	spi_master_init(AT86RFX_SPI);
	
	spiOptions.reg= SPI_CS;
8000390a:	30 38       	mov	r8,3
8000390c:	ba 88       	st.b	sp[0x0],r8
	spi_setupChipReg(AT86RFX_SPI, &spiOptions, sysclk_get_peripheral_bus_hz(&AVR32_SPI));
8000390e:	e0 7a c1 38 	mov	r10,115000
80003912:	1a 9b       	mov	r11,sp
80003914:	0e 9c       	mov	r12,r7
80003916:	f0 1f 00 0a 	mcall	8000393c <spi_init_module+0x9c>
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
8000391a:	0c 99       	mov	r9,r6
8000391c:	0c 9a       	mov	r10,r6
8000391e:	0c 9b       	mov	r11,r6
80003920:	0e 9c       	mov	r12,r7
80003922:	f0 1f 00 08 	mcall	80003940 <spi_init_module+0xa0>
	spi_enable(AT86RFX_SPI);
80003926:	0e 9c       	mov	r12,r7
80003928:	f0 1f 00 07 	mcall	80003944 <spi_init_module+0xa4>
}
8000392c:	2f cd       	sub	sp,-16
8000392e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003932:	00 00       	add	r0,r0
80003934:	80 00       	ld.sh	r0,r0[0x0]
80003936:	9d c8       	st.w	lr[0x30],r8
80003938:	80 00       	ld.sh	r0,r0[0x0]
8000393a:	2e 80       	sub	r0,-24
8000393c:	80 00       	ld.sh	r0,r0[0x0]
8000393e:	28 a8       	sub	r8,-118
80003940:	80 00       	ld.sh	r0,r0[0x0]
80003942:	28 08       	sub	r8,-128
80003944:	80 00       	ld.sh	r0,r0[0x0]
80003946:	29 60       	sub	r0,-106

80003948 <main>:
//	} //ver que onda cuando sale de aca, si falla el LRC no hace nada, quiza deberia hacer algo?
	return;
}

int main (void)
{
80003948:	d4 31       	pushm	r0-r7,lr
8000394a:	20 3d       	sub	sp,12
// nodo II
	char temps[10] = "\0";
8000394c:	4e 88       	lddpc	r8,80003aec <main+0x1a4>
8000394e:	90 08       	ld.sh	r8,r8[0x0]
80003950:	ba 08       	st.h	sp[0x0],r8
80003952:	30 8a       	mov	r10,8
80003954:	30 0b       	mov	r11,0
80003956:	fa cc ff fe 	sub	r12,sp,-2
8000395a:	f0 1f 00 66 	mcall	80003af0 <main+0x1a8>
	int i=0;
	
	//board_init();
	// configuracion del clock del sistema ver archivo "conf_clock.h"	
	sysclk_init();	
8000395e:	f0 1f 00 66 	mcall	80003af4 <main+0x1ac>
	
	//Configuracion de los pines para los LEDS 
	led_init_pins();
80003962:	f0 1f 00 66 	mcall	80003af8 <main+0x1b0>

	//Configuracion de los pines para el RS-232
	rs_232_init_pins();
80003966:	f0 1f 00 66 	mcall	80003afc <main+0x1b4>
	
	//Configuracion pins para RF
	init_rf_pins();
8000396a:	f0 1f 00 66 	mcall	80003b00 <main+0x1b8>
	
	//Inicializacion del SPI
	spi_init_module();
8000396e:	f0 1f 00 66 	mcall	80003b04 <main+0x1bc>
	
	//Inicializacion de la USART	
	int estado_rs_232 = rs_232_init_usart();
80003972:	f0 1f 00 66 	mcall	80003b08 <main+0x1c0>


static void inicializar_interrupciones()
{
	// Disable all interrupts.
	Disable_global_interrupt();
80003976:	d3 03       	ssrf	0x10
	// Initialize interrupt vectors.
	INTC_init_interrupts();
80003978:	f0 1f 00 65 	mcall	80003b0c <main+0x1c4>
	 * EXAMPLE_USART_IRQ is the IRQ of the interrupt handler to register.
	 * AVR32_INTC_INT0 is the interrupt priority level to assign to the
	 * group of this IRQ.
	 */
	
	INTC_register_interrupt(&usart_int_handler_RS232, AVR32_USART2_IRQ, AVR32_INTC_INT0);
8000397c:	30 0a       	mov	r10,0
8000397e:	e0 6b 02 20 	mov	r11,544
80003982:	4e 4c       	lddpc	r12,80003b10 <main+0x1c8>
80003984:	f0 1f 00 64 	mcall	80003b14 <main+0x1cc>

	INTC_register_interrupt(&eic_int_handler2, AVR32_EIC_IRQ_2, AVR32_INTC_INT2);
80003988:	30 2a       	mov	r10,2
8000398a:	e0 6b 01 61 	mov	r11,353
8000398e:	4e 3c       	lddpc	r12,80003b18 <main+0x1d0>
80003990:	f0 1f 00 61 	mcall	80003b14 <main+0x1cc>
	
	// Register the TC interrupt handler to the interrupt controller.
	INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, EXAMPLE_TC_IRQ_PRIORITY);
80003994:	30 3a       	mov	r10,3
80003996:	e0 6b 03 40 	mov	r11,832
8000399a:	4e 1c       	lddpc	r12,80003b1c <main+0x1d4>
8000399c:	f0 1f 00 5e 	mcall	80003b14 <main+0x1cc>
	
	// INTERRUPCIONES EXTERNAS (#2)
	eic_init(&AVR32_EIC, &eic_options2,1);
800039a0:	30 1a       	mov	r10,1
800039a2:	4e 0b       	lddpc	r11,80003b20 <main+0x1d8>
800039a4:	fe 7c 24 00 	mov	r12,-56320
800039a8:	f0 1f 00 5f 	mcall	80003b24 <main+0x1dc>

	// Enable External Interrupt Controller Line
	eic_enable_line(&AVR32_EIC, AVR32_EIC_INT2);
800039ac:	30 2b       	mov	r11,2
800039ae:	fe 7c 24 00 	mov	r12,-56320
800039b2:	f0 1f 00 5e 	mcall	80003b28 <main+0x1e0>
	eic_enable_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);	
800039b6:	30 2b       	mov	r11,2
800039b8:	fe 7c 24 00 	mov	r12,-56320
800039bc:	f0 1f 00 5c 	mcall	80003b2c <main+0x1e4>
	
	// Enable USART Rx interrupt.
	(&AVR32_USART2)->ier = AVR32_USART_IER_RXRDY_MASK;
800039c0:	30 19       	mov	r9,1
800039c2:	fe 78 38 00 	mov	r8,-51200
800039c6:	91 29       	st.w	r8[0x8],r9
	
	// Enable all interrupts.
	Enable_global_interrupt();
800039c8:	d5 03       	csrf	0x10
		
	//Inicializacion de las interrupciones
	inicializar_interrupciones();
	
	// Inicializacion del timer
	tc_init(tc);
800039ca:	4d a8       	lddpc	r8,80003b30 <main+0x1e8>
800039cc:	70 07       	ld.w	r7,r8[0x0]
		.lovrs = 0,
		.covfs = 0
	};
	
	// Initialize the timer/counter.
	tc_init_waveform(tc, &waveform_opt);
800039ce:	4d ab       	lddpc	r11,80003b34 <main+0x1ec>
800039d0:	0e 9c       	mov	r12,r7
800039d2:	f0 1f 00 5a 	mcall	80003b38 <main+0x1f0>
	 * We want: (1 / (fPBA / 128)) * RC = 200 ms, hence RC = (fPBA / 128) / 5
	 * to get an interrupt every 10 ms.
	 */
	
		
	tc_write_rc(tc, EXAMPLE_TC_CHANNEL,((sysclk_get_pba_hz() / 128) /5));
800039d6:	e0 6a 00 b3 	mov	r10,179
800039da:	30 0b       	mov	r11,0
800039dc:	0e 9c       	mov	r12,r7
800039de:	f0 1f 00 58 	mcall	80003b3c <main+0x1f4>
	// configure the timer interrupt
	tc_configure_interrupts(tc, EXAMPLE_TC_CHANNEL, &tc_interrupt);
800039e2:	4d 8a       	lddpc	r10,80003b40 <main+0x1f8>
800039e4:	30 0b       	mov	r11,0
800039e6:	0e 9c       	mov	r12,r7
800039e8:	f0 1f 00 57 	mcall	80003b44 <main+0x1fc>
	// Start the timer/counter.
	tc_start(tc, EXAMPLE_TC_CHANNEL);
800039ec:	30 0b       	mov	r11,0
800039ee:	0e 9c       	mov	r12,r7
800039f0:	f0 1f 00 56 	mcall	80003b48 <main+0x200>
	inicializar_interrupciones();
	
	// Inicializacion del timer
	tc_init(tc);
	
	register_value = pal_trx_reg_read(RG_PART_NUM);//pedido de identificacion del modulo. Debe devolver 0x07
800039f4:	31 cc       	mov	r12,28
800039f6:	f0 1f 00 56 	mcall	80003b4c <main+0x204>
800039fa:	4d 68       	lddpc	r8,80003b50 <main+0x208>
800039fc:	b0 8c       	st.b	r8[0x0],r12
	
	if (register_value == PART_NUM_AT86RF212) 
800039fe:	30 78       	mov	r8,7
80003a00:	f0 0c 18 00 	cp.b	r12,r8
80003a04:	c0 51       	brne	80003a0e <main+0xc6>
 		escribir_linea_pc("Modulo RF:\tPASS\r\n");
80003a06:	4d 4c       	lddpc	r12,80003b54 <main+0x20c>
80003a08:	f0 1f 00 54 	mcall	80003b58 <main+0x210>
80003a0c:	c0 48       	rjmp	80003a14 <main+0xcc>
	else
		escribir_linea_pc("Modulo RF:\tFAILED\r\n"); 			
80003a0e:	4d 4c       	lddpc	r12,80003b5c <main+0x214>
80003a10:	f0 1f 00 52 	mcall	80003b58 <main+0x210>
	escribir_linea_pc(register_value);
80003a14:	4c f8       	lddpc	r8,80003b50 <main+0x208>
80003a16:	11 8c       	ld.ub	r12,r8[0x0]
80003a18:	f0 1f 00 50 	mcall	80003b58 <main+0x210>
	
	//Inicializacion del sensor de temp
	
	init_i2c_pins();
80003a1c:	f0 1f 00 51 	mcall	80003b60 <main+0x218>
	init_i2c_module();
80003a20:	f0 1f 00 51 	mcall	80003b64 <main+0x21c>
	// inicializacion del tran
	//pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_PLL_ON);

	

	init_AT86RF212();
80003a24:	f0 1f 00 51 	mcall	80003b68 <main+0x220>
	//------------------Fin de conguracion
	
	escribir_linea_pc("TESIS TUCUMAN 2015\n\r\n");
80003a28:	4d 1c       	lddpc	r12,80003b6c <main+0x224>
80003a2a:	f0 1f 00 4c 	mcall	80003b58 <main+0x210>
	
	//setStateAT86RF212(CMD_RX_ON, TIME_PLL_ON_RX_ON);// seteo el tran en RX
	//pal_trx_reg_write(RG_IRQ_MASK, 0x0C);
	while(true)
	{
		if (cola_PC_nr != cola_PC_nw )
80003a2e:	4d 17       	lddpc	r7,80003b70 <main+0x228>
80003a30:	4d 14       	lddpc	r4,80003b74 <main+0x22c>
		{
			if (cola_PC[cola_PC_nr] == 't')
80003a32:	4d 21       	lddpc	r1,80003b78 <main+0x230>
80003a34:	37 40       	mov	r0,116
				escribir_linea_pc(temps);
				escribir_linea_pc("*C\r\n");
			}
			cola_PC_nr++;
			
			if (cola_PC_nr >= tamano_cola)
80003a36:	3c 73       	mov	r3,-57
				cola_PC_nr = 0;
				
			if (configuracion && (cola_PC_nr >= pConfiguracion + 4))
80003a38:	4d 12       	lddpc	r2,80003b7c <main+0x234>
80003a3a:	30 05       	mov	r5,0
	
	//setStateAT86RF212(CMD_RX_ON, TIME_PLL_ON_RX_ON);// seteo el tran en RX
	//pal_trx_reg_write(RG_IRQ_MASK, 0x0C);
	while(true)
	{
		if (cola_PC_nr != cola_PC_nw )
80003a3c:	0f 88       	ld.ub	r8,r7[0x0]
80003a3e:	09 89       	ld.ub	r9,r4[0x0]
80003a40:	f0 09 18 00 	cp.b	r9,r8
80003a44:	c3 b0       	breq	80003aba <main+0x172>
		{
			if (cola_PC[cola_PC_nr] == 't')
80003a46:	e2 08 07 08 	ld.ub	r8,r1[r8]
80003a4a:	e0 08 18 00 	cp.b	r8,r0
80003a4e:	c0 d1       	brne	80003a68 <main+0x120>
			{
				leer_temp(temps);
80003a50:	1a 9c       	mov	r12,sp
80003a52:	f0 1f 00 4c 	mcall	80003b80 <main+0x238>
				escribir_linea_pc("Temp: ");
80003a56:	4c cc       	lddpc	r12,80003b84 <main+0x23c>
80003a58:	f0 1f 00 40 	mcall	80003b58 <main+0x210>
				escribir_linea_pc(temps);
80003a5c:	1a 9c       	mov	r12,sp
80003a5e:	f0 1f 00 3f 	mcall	80003b58 <main+0x210>
				escribir_linea_pc("*C\r\n");
80003a62:	4c ac       	lddpc	r12,80003b88 <main+0x240>
80003a64:	f0 1f 00 3d 	mcall	80003b58 <main+0x210>
			}
			cola_PC_nr++;
80003a68:	0f 88       	ld.ub	r8,r7[0x0]
80003a6a:	2f f8       	sub	r8,-1
			
			if (cola_PC_nr >= tamano_cola)
				cola_PC_nr = 0;
80003a6c:	f0 03 18 00 	cp.b	r3,r8
80003a70:	ea 08 17 30 	movlo	r8,r5
80003a74:	ae 88       	st.b	r7[0x0],r8
				
			if (configuracion && (cola_PC_nr >= pConfiguracion + 4))
80003a76:	05 88       	ld.ub	r8,r2[0x0]
80003a78:	ea 08 18 00 	cp.b	r8,r5
80003a7c:	c1 f0       	breq	80003aba <main+0x172>
80003a7e:	4c 4a       	lddpc	r10,80003b8c <main+0x244>
80003a80:	15 88       	ld.ub	r8,r10[0x0]
80003a82:	0f 8a       	ld.ub	r10,r7[0x0]
80003a84:	f0 c9 ff fc 	sub	r9,r8,-4
80003a88:	12 3a       	cp.w	r10,r9
80003a8a:	c1 85       	brlt	80003aba <main+0x172>
			{
				if ((cola_PC[pConfiguracion] & cola_PC[pConfiguracion+1] & cola_PC[pConfiguracion+2]) == 0x01)
80003a8c:	e2 08 00 09 	add	r9,r1,r8
80003a90:	13 9a       	ld.ub	r10,r9[0x1]
80003a92:	13 a9       	ld.ub	r9,r9[0x2]
80003a94:	f5 e9 00 09 	and	r9,r10,r9
80003a98:	e2 08 07 0a 	ld.ub	r10,r1[r8]
80003a9c:	14 69       	and	r9,r10
80003a9e:	30 1a       	mov	r10,1
80003aa0:	f4 09 18 00 	cp.b	r9,r10
80003aa4:	c0 a1       	brne	80003ab8 <main+0x170>
				{
					if (cola_PC[pConfiguracion+3] == ADDRESS)
80003aa6:	e2 08 00 08 	add	r8,r1,r8
80003aaa:	11 b9       	ld.ub	r9,r8[0x3]
80003aac:	33 18       	mov	r8,49
80003aae:	f0 09 18 00 	cp.b	r9,r8
80003ab2:	c0 31       	brne	80003ab8 <main+0x170>
					{
						modeConfig();
80003ab4:	f0 1f 00 37 	mcall	80003b90 <main+0x248>
					}
					
				}
				configuracion = false;
80003ab8:	a4 85       	st.b	r2[0x0],r5
		}
		//at86rfx_tx_frame(tx_buffer);
		//txTramaManual(tx_buffer);
		//txTramachibi(tx_buffer);
		//txTramachibi(tx_buffer);
		estadoPorPc();
80003aba:	f0 1f 00 37 	mcall	80003b94 <main+0x24c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003abe:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003ac2:	e0 69 e0 9c 	mov	r9,57500
80003ac6:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003aca:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003ace:	14 38       	cp.w	r8,r10
80003ad0:	e0 88 00 08 	brls	80003ae0 <main+0x198>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003ad4:	12 38       	cp.w	r8,r9
80003ad6:	fe 98 ff fa 	brls	80003aca <main+0x182>
80003ada:	12 3a       	cp.w	r10,r9
80003adc:	cb 03       	brcs	80003a3c <main+0xf4>
80003ade:	cf 6b       	rjmp	80003aca <main+0x182>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003ae0:	12 38       	cp.w	r8,r9
80003ae2:	fe 9b ff ad 	brhi	80003a3c <main+0xf4>
80003ae6:	12 3a       	cp.w	r10,r9
80003ae8:	ca a3       	brcs	80003a3c <main+0xf4>
80003aea:	cf 0b       	rjmp	80003aca <main+0x182>
80003aec:	80 00       	ld.sh	r0,r0[0x0]
80003aee:	2f 38       	sub	r8,-13
80003af0:	80 00       	ld.sh	r0,r0[0x0]
80003af2:	42 ea       	lddsp	r10,sp[0xb8]
80003af4:	80 00       	ld.sh	r0,r0[0x0]
80003af6:	2e 70       	sub	r0,-25
80003af8:	80 00       	ld.sh	r0,r0[0x0]
80003afa:	33 10       	mov	r0,49
80003afc:	80 00       	ld.sh	r0,r0[0x0]
80003afe:	32 78       	mov	r8,39
80003b00:	80 00       	ld.sh	r0,r0[0x0]
80003b02:	33 30       	mov	r0,51
80003b04:	80 00       	ld.sh	r0,r0[0x0]
80003b06:	38 a0       	mov	r0,-118
80003b08:	80 00       	ld.sh	r0,r0[0x0]
80003b0a:	32 54       	mov	r4,37
80003b0c:	80 00       	ld.sh	r0,r0[0x0]
80003b0e:	27 5c       	sub	r12,117
80003b10:	80 00       	ld.sh	r0,r0[0x0]
80003b12:	2f c8       	sub	r8,-4
80003b14:	80 00       	ld.sh	r0,r0[0x0]
80003b16:	26 dc       	sub	r12,109
80003b18:	80 00       	ld.sh	r0,r0[0x0]
80003b1a:	33 74       	mov	r4,55
80003b1c:	80 00       	ld.sh	r0,r0[0x0]
80003b1e:	2f 58       	sub	r8,-11
80003b20:	00 00       	add	r0,r0
80003b22:	00 20       	rsub	r0,r0
80003b24:	80 00       	ld.sh	r0,r0[0x0]
80003b26:	23 f8       	sub	r8,63
80003b28:	80 00       	ld.sh	r0,r0[0x0]
80003b2a:	24 c8       	sub	r8,76
80003b2c:	80 00       	ld.sh	r0,r0[0x0]
80003b2e:	24 d2       	sub	r2,77
80003b30:	00 00       	add	r0,r0
80003b32:	00 18       	sub	r8,r0
80003b34:	80 00       	ld.sh	r0,r0[0x0]
80003b36:	9d b0       	st.w	lr[0x2c],r0
80003b38:	80 00       	ld.sh	r0,r0[0x0]
80003b3a:	29 66       	sub	r6,-106
80003b3c:	80 00       	ld.sh	r0,r0[0x0]
80003b3e:	2a 38       	sub	r8,-93
80003b40:	80 00       	ld.sh	r0,r0[0x0]
80003b42:	99 98       	st.w	r12[0x24],r8
80003b44:	80 00       	ld.sh	r0,r0[0x0]
80003b46:	2a 6c       	sub	r12,-90
80003b48:	80 00       	ld.sh	r0,r0[0x0]
80003b4a:	2a 02       	sub	r2,-96
80003b4c:	80 00       	ld.sh	r0,r0[0x0]
80003b4e:	2d fc       	sub	r12,-33
80003b50:	00 00       	add	r0,r0
80003b52:	06 35       	cp.w	r5,r3
80003b54:	80 00       	ld.sh	r0,r0[0x0]
80003b56:	9d 40       	st.w	lr[0x10],r0
80003b58:	80 00       	ld.sh	r0,r0[0x0]
80003b5a:	33 60       	mov	r0,54
80003b5c:	80 00       	ld.sh	r0,r0[0x0]
80003b5e:	9d 54       	st.w	lr[0x14],r4
80003b60:	80 00       	ld.sh	r0,r0[0x0]
80003b62:	32 a4       	mov	r4,42
80003b64:	80 00       	ld.sh	r0,r0[0x0]
80003b66:	38 4c       	mov	r12,-124
80003b68:	80 00       	ld.sh	r0,r0[0x0]
80003b6a:	34 b8       	mov	r8,75
80003b6c:	80 00       	ld.sh	r0,r0[0x0]
80003b6e:	9d 68       	st.w	lr[0x18],r8
80003b70:	00 00       	add	r0,r0
80003b72:	06 36       	cp.w	r6,r3
80003b74:	00 00       	add	r0,r0
80003b76:	06 37       	cp.w	r7,r3
80003b78:	00 00       	add	r0,r0
80003b7a:	07 4c       	ld.w	r12,--r3
80003b7c:	00 00       	add	r0,r0
80003b7e:	06 34       	cp.w	r4,r3
80003b80:	80 00       	ld.sh	r0,r0[0x0]
80003b82:	31 10       	mov	r0,17
80003b84:	80 00       	ld.sh	r0,r0[0x0]
80003b86:	9d 80       	st.w	lr[0x20],r0
80003b88:	80 00       	ld.sh	r0,r0[0x0]
80003b8a:	9d 88       	st.w	lr[0x20],r8
80003b8c:	00 00       	add	r0,r0
80003b8e:	06 38       	cp.w	r8,r3
80003b90:	80 00       	ld.sh	r0,r0[0x0]
80003b92:	34 4c       	mov	r12,68
80003b94:	80 00       	ld.sh	r0,r0[0x0]
80003b96:	37 38       	mov	r8,115

80003b98 <__avr32_f64_mul>:
80003b98:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80003b9c:	e0 80 00 dc 	breq	80003d54 <__avr32_f64_mul_op1_zero>
80003ba0:	d4 21       	pushm	r4-r7,lr
80003ba2:	f7 e9 20 0e 	eor	lr,r11,r9
80003ba6:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80003baa:	30 15       	mov	r5,1
80003bac:	c4 30       	breq	80003c32 <__avr32_f64_mul_op1_subnormal>
80003bae:	ab 6b       	lsl	r11,0xa
80003bb0:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80003bb4:	ab 6a       	lsl	r10,0xa
80003bb6:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80003bba:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80003bbe:	c5 c0       	breq	80003c76 <__avr32_f64_mul_op2_subnormal>
80003bc0:	a1 78       	lsl	r8,0x1
80003bc2:	5c f9       	rol	r9
80003bc4:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80003bc8:	e0 47 07 ff 	cp.w	r7,2047
80003bcc:	c7 70       	breq	80003cba <__avr32_f64_mul_op_nan_or_inf>
80003bce:	e0 46 07 ff 	cp.w	r6,2047
80003bd2:	c7 40       	breq	80003cba <__avr32_f64_mul_op_nan_or_inf>
80003bd4:	ee 06 00 0c 	add	r12,r7,r6
80003bd8:	e0 2c 03 fe 	sub	r12,1022
80003bdc:	f6 08 06 44 	mulu.d	r4,r11,r8
80003be0:	f4 09 07 44 	macu.d	r4,r10,r9
80003be4:	f4 08 06 46 	mulu.d	r6,r10,r8
80003be8:	f6 09 06 4a 	mulu.d	r10,r11,r9
80003bec:	08 07       	add	r7,r4
80003bee:	f4 05 00 4a 	adc	r10,r10,r5
80003bf2:	5c 0b       	acr	r11
80003bf4:	ed bb 00 14 	bld	r11,0x14
80003bf8:	c0 50       	breq	80003c02 <__avr32_f64_mul+0x6a>
80003bfa:	a1 77       	lsl	r7,0x1
80003bfc:	5c fa       	rol	r10
80003bfe:	5c fb       	rol	r11
80003c00:	20 1c       	sub	r12,1
80003c02:	58 0c       	cp.w	r12,0
80003c04:	e0 8a 00 6f 	brle	80003ce2 <__avr32_f64_mul_res_subnormal>
80003c08:	e0 4c 07 ff 	cp.w	r12,2047
80003c0c:	e0 84 00 9c 	brge	80003d44 <__avr32_f64_mul_res_inf>
80003c10:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80003c14:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80003c18:	ef e6 12 17 	or	r7,r7,r6>>0x1
80003c1c:	ee 17 80 00 	eorh	r7,0x8000
80003c20:	f1 b7 04 20 	satu	r7,0x1
80003c24:	0e 0a       	add	r10,r7
80003c26:	5c 0b       	acr	r11
80003c28:	ed be 00 1f 	bld	lr,0x1f
80003c2c:	ef bb 00 1f 	bst	r11,0x1f
80003c30:	d8 22       	popm	r4-r7,pc

80003c32 <__avr32_f64_mul_op1_subnormal>:
80003c32:	e4 1b 00 0f 	andh	r11,0xf
80003c36:	f4 0c 12 00 	clz	r12,r10
80003c3a:	f6 06 12 00 	clz	r6,r11
80003c3e:	f7 bc 03 e1 	sublo	r12,-31
80003c42:	f8 06 17 30 	movlo	r6,r12
80003c46:	f7 b6 02 01 	subhs	r6,1
80003c4a:	e0 46 00 20 	cp.w	r6,32
80003c4e:	c0 d4       	brge	80003c68 <__avr32_f64_mul_op1_subnormal+0x36>
80003c50:	ec 0c 11 20 	rsub	r12,r6,32
80003c54:	f6 06 09 4b 	lsl	r11,r11,r6
80003c58:	f4 0c 0a 4c 	lsr	r12,r10,r12
80003c5c:	18 4b       	or	r11,r12
80003c5e:	f4 06 09 4a 	lsl	r10,r10,r6
80003c62:	20 b6       	sub	r6,11
80003c64:	0c 17       	sub	r7,r6
80003c66:	ca ab       	rjmp	80003bba <__avr32_f64_mul+0x22>
80003c68:	f4 06 09 4b 	lsl	r11,r10,r6
80003c6c:	c6 40       	breq	80003d34 <__avr32_f64_mul_res_zero>
80003c6e:	30 0a       	mov	r10,0
80003c70:	20 b6       	sub	r6,11
80003c72:	0c 17       	sub	r7,r6
80003c74:	ca 3b       	rjmp	80003bba <__avr32_f64_mul+0x22>

80003c76 <__avr32_f64_mul_op2_subnormal>:
80003c76:	e4 19 00 0f 	andh	r9,0xf
80003c7a:	f0 0c 12 00 	clz	r12,r8
80003c7e:	f2 05 12 00 	clz	r5,r9
80003c82:	f7 bc 03 ea 	sublo	r12,-22
80003c86:	f8 05 17 30 	movlo	r5,r12
80003c8a:	f7 b5 02 0a 	subhs	r5,10
80003c8e:	e0 45 00 20 	cp.w	r5,32
80003c92:	c0 d4       	brge	80003cac <__avr32_f64_mul_op2_subnormal+0x36>
80003c94:	ea 0c 11 20 	rsub	r12,r5,32
80003c98:	f2 05 09 49 	lsl	r9,r9,r5
80003c9c:	f0 0c 0a 4c 	lsr	r12,r8,r12
80003ca0:	18 49       	or	r9,r12
80003ca2:	f0 05 09 48 	lsl	r8,r8,r5
80003ca6:	20 25       	sub	r5,2
80003ca8:	0a 16       	sub	r6,r5
80003caa:	c8 fb       	rjmp	80003bc8 <__avr32_f64_mul+0x30>
80003cac:	f0 05 09 49 	lsl	r9,r8,r5
80003cb0:	c4 20       	breq	80003d34 <__avr32_f64_mul_res_zero>
80003cb2:	30 08       	mov	r8,0
80003cb4:	20 25       	sub	r5,2
80003cb6:	0a 16       	sub	r6,r5
80003cb8:	c8 8b       	rjmp	80003bc8 <__avr32_f64_mul+0x30>

80003cba <__avr32_f64_mul_op_nan_or_inf>:
80003cba:	e4 19 00 0f 	andh	r9,0xf
80003cbe:	e4 1b 00 0f 	andh	r11,0xf
80003cc2:	14 4b       	or	r11,r10
80003cc4:	10 49       	or	r9,r8
80003cc6:	e0 47 07 ff 	cp.w	r7,2047
80003cca:	c0 91       	brne	80003cdc <__avr32_f64_mul_op1_not_naninf>
80003ccc:	58 0b       	cp.w	r11,0
80003cce:	c3 81       	brne	80003d3e <__avr32_f64_mul_res_nan>
80003cd0:	e0 46 07 ff 	cp.w	r6,2047
80003cd4:	c3 81       	brne	80003d44 <__avr32_f64_mul_res_inf>
80003cd6:	58 09       	cp.w	r9,0
80003cd8:	c3 60       	breq	80003d44 <__avr32_f64_mul_res_inf>
80003cda:	c3 28       	rjmp	80003d3e <__avr32_f64_mul_res_nan>

80003cdc <__avr32_f64_mul_op1_not_naninf>:
80003cdc:	58 09       	cp.w	r9,0
80003cde:	c3 30       	breq	80003d44 <__avr32_f64_mul_res_inf>
80003ce0:	c2 f8       	rjmp	80003d3e <__avr32_f64_mul_res_nan>

80003ce2 <__avr32_f64_mul_res_subnormal>:
80003ce2:	5c 3c       	neg	r12
80003ce4:	2f fc       	sub	r12,-1
80003ce6:	f1 bc 04 c0 	satu	r12,0x6
80003cea:	e0 4c 00 20 	cp.w	r12,32
80003cee:	c1 14       	brge	80003d10 <__avr32_f64_mul_res_subnormal+0x2e>
80003cf0:	f8 08 11 20 	rsub	r8,r12,32
80003cf4:	0e 46       	or	r6,r7
80003cf6:	ee 0c 0a 47 	lsr	r7,r7,r12
80003cfa:	f4 08 09 49 	lsl	r9,r10,r8
80003cfe:	12 47       	or	r7,r9
80003d00:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003d04:	f6 08 09 49 	lsl	r9,r11,r8
80003d08:	12 4a       	or	r10,r9
80003d0a:	f6 0c 0a 4b 	lsr	r11,r11,r12
80003d0e:	c8 3b       	rjmp	80003c14 <__avr32_f64_mul+0x7c>
80003d10:	f8 08 11 20 	rsub	r8,r12,32
80003d14:	f9 b9 00 00 	moveq	r9,0
80003d18:	c0 30       	breq	80003d1e <__avr32_f64_mul_res_subnormal+0x3c>
80003d1a:	f6 08 09 49 	lsl	r9,r11,r8
80003d1e:	0e 46       	or	r6,r7
80003d20:	ed ea 10 16 	or	r6,r6,r10<<0x1
80003d24:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003d28:	f3 ea 10 07 	or	r7,r9,r10
80003d2c:	f6 0c 0a 4a 	lsr	r10,r11,r12
80003d30:	30 0b       	mov	r11,0
80003d32:	c7 1b       	rjmp	80003c14 <__avr32_f64_mul+0x7c>

80003d34 <__avr32_f64_mul_res_zero>:
80003d34:	1c 9b       	mov	r11,lr
80003d36:	e6 1b 80 00 	andh	r11,0x8000,COH
80003d3a:	30 0a       	mov	r10,0
80003d3c:	d8 22       	popm	r4-r7,pc

80003d3e <__avr32_f64_mul_res_nan>:
80003d3e:	3f fb       	mov	r11,-1
80003d40:	3f fa       	mov	r10,-1
80003d42:	d8 22       	popm	r4-r7,pc

80003d44 <__avr32_f64_mul_res_inf>:
80003d44:	f0 6b 00 00 	mov	r11,-1048576
80003d48:	ed be 00 1f 	bld	lr,0x1f
80003d4c:	ef bb 00 1f 	bst	r11,0x1f
80003d50:	30 0a       	mov	r10,0
80003d52:	d8 22       	popm	r4-r7,pc

80003d54 <__avr32_f64_mul_op1_zero>:
80003d54:	f7 e9 20 0b 	eor	r11,r11,r9
80003d58:	e6 1b 80 00 	andh	r11,0x8000,COH
80003d5c:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80003d60:	e0 4c 07 ff 	cp.w	r12,2047
80003d64:	5e 1c       	retne	r12
80003d66:	3f fa       	mov	r10,-1
80003d68:	3f fb       	mov	r11,-1
80003d6a:	5e fc       	retal	r12

80003d6c <__avr32_u32_to_f64>:
80003d6c:	f8 cb 00 00 	sub	r11,r12,0
80003d70:	30 0c       	mov	r12,0
80003d72:	c0 38       	rjmp	80003d78 <__avr32_s32_to_f64+0x4>

80003d74 <__avr32_s32_to_f64>:
80003d74:	18 9b       	mov	r11,r12
80003d76:	5c 4b       	abs	r11
80003d78:	30 0a       	mov	r10,0
80003d7a:	5e 0b       	reteq	r11
80003d7c:	d4 01       	pushm	lr
80003d7e:	e0 69 04 1e 	mov	r9,1054
80003d82:	f6 08 12 00 	clz	r8,r11
80003d86:	c1 70       	breq	80003db4 <__avr32_s32_to_f64+0x40>
80003d88:	c0 c3       	brcs	80003da0 <__avr32_s32_to_f64+0x2c>
80003d8a:	f0 0e 11 20 	rsub	lr,r8,32
80003d8e:	f6 08 09 4b 	lsl	r11,r11,r8
80003d92:	f4 0e 0a 4e 	lsr	lr,r10,lr
80003d96:	1c 4b       	or	r11,lr
80003d98:	f4 08 09 4a 	lsl	r10,r10,r8
80003d9c:	10 19       	sub	r9,r8
80003d9e:	c0 b8       	rjmp	80003db4 <__avr32_s32_to_f64+0x40>
80003da0:	f4 08 12 00 	clz	r8,r10
80003da4:	f9 b8 03 00 	movlo	r8,0
80003da8:	f7 b8 02 e0 	subhs	r8,-32
80003dac:	f4 08 09 4b 	lsl	r11,r10,r8
80003db0:	30 0a       	mov	r10,0
80003db2:	10 19       	sub	r9,r8
80003db4:	58 09       	cp.w	r9,0
80003db6:	e0 89 00 30 	brgt	80003e16 <__avr32_s32_to_f64+0xa2>
80003dba:	5c 39       	neg	r9
80003dbc:	2f f9       	sub	r9,-1
80003dbe:	e0 49 00 36 	cp.w	r9,54
80003dc2:	c0 43       	brcs	80003dca <__avr32_s32_to_f64+0x56>
80003dc4:	30 0b       	mov	r11,0
80003dc6:	30 0a       	mov	r10,0
80003dc8:	c2 68       	rjmp	80003e14 <__avr32_s32_to_f64+0xa0>
80003dca:	2f 69       	sub	r9,-10
80003dcc:	f2 08 11 20 	rsub	r8,r9,32
80003dd0:	e0 49 00 20 	cp.w	r9,32
80003dd4:	c0 b2       	brcc	80003dea <__avr32_s32_to_f64+0x76>
80003dd6:	f4 08 09 4e 	lsl	lr,r10,r8
80003dda:	f6 08 09 48 	lsl	r8,r11,r8
80003dde:	f4 09 0a 4a 	lsr	r10,r10,r9
80003de2:	f6 09 0a 4b 	lsr	r11,r11,r9
80003de6:	10 4b       	or	r11,r8
80003de8:	c0 88       	rjmp	80003df8 <__avr32_s32_to_f64+0x84>
80003dea:	f6 08 09 4e 	lsl	lr,r11,r8
80003dee:	14 4e       	or	lr,r10
80003df0:	16 9a       	mov	r10,r11
80003df2:	30 0b       	mov	r11,0
80003df4:	f4 09 0a 4a 	lsr	r10,r10,r9
80003df8:	ed ba 00 00 	bld	r10,0x0
80003dfc:	c0 92       	brcc	80003e0e <__avr32_s32_to_f64+0x9a>
80003dfe:	1c 7e       	tst	lr,lr
80003e00:	c0 41       	brne	80003e08 <__avr32_s32_to_f64+0x94>
80003e02:	ed ba 00 01 	bld	r10,0x1
80003e06:	c0 42       	brcc	80003e0e <__avr32_s32_to_f64+0x9a>
80003e08:	2f fa       	sub	r10,-1
80003e0a:	f7 bb 02 ff 	subhs	r11,-1
80003e0e:	5c fc       	rol	r12
80003e10:	5d 0b       	ror	r11
80003e12:	5d 0a       	ror	r10
80003e14:	d8 02       	popm	pc
80003e16:	e0 68 03 ff 	mov	r8,1023
80003e1a:	ed ba 00 0b 	bld	r10,0xb
80003e1e:	f7 b8 00 ff 	subeq	r8,-1
80003e22:	10 0a       	add	r10,r8
80003e24:	5c 0b       	acr	r11
80003e26:	f7 b9 03 fe 	sublo	r9,-2
80003e2a:	e0 49 07 ff 	cp.w	r9,2047
80003e2e:	c0 55       	brlt	80003e38 <__avr32_s32_to_f64+0xc4>
80003e30:	30 0a       	mov	r10,0
80003e32:	fc 1b ff e0 	movh	r11,0xffe0
80003e36:	c0 c8       	rjmp	80003e4e <__floatsidf_return_op1>
80003e38:	ed bb 00 1f 	bld	r11,0x1f
80003e3c:	f7 b9 01 01 	subne	r9,1
80003e40:	ab 9a       	lsr	r10,0xb
80003e42:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003e46:	a1 7b       	lsl	r11,0x1
80003e48:	ab 9b       	lsr	r11,0xb
80003e4a:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80003e4e <__floatsidf_return_op1>:
80003e4e:	a1 7c       	lsl	r12,0x1
80003e50:	5d 0b       	ror	r11
80003e52:	d8 02       	popm	pc

80003e54 <__avr32_f32_to_f64>:
80003e54:	f8 0b 15 01 	lsl	r11,r12,0x1
80003e58:	f9 ba 00 00 	moveq	r10,0
80003e5c:	5e 0b       	reteq	r11
80003e5e:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
80003e62:	e0 49 00 ff 	cp.w	r9,255
80003e66:	c1 e0       	breq	80003ea2 <__extendsfdf_return_op1+0x6>
80003e68:	a7 7b       	lsl	r11,0x7
80003e6a:	30 0a       	mov	r10,0
80003e6c:	58 09       	cp.w	r9,0
80003e6e:	f7 b9 00 ff 	subeq	r9,-1
80003e72:	5f 18       	srne	r8
80003e74:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
80003e78:	fe 39 fc 80 	sub	r9,-896
80003e7c:	f6 08 12 00 	clz	r8,r11
80003e80:	10 19       	sub	r9,r8
80003e82:	f6 08 09 4b 	lsl	r11,r11,r8
80003e86:	ed bb 00 1f 	bld	r11,0x1f
80003e8a:	f7 b9 01 01 	subne	r9,1
80003e8e:	ab 9a       	lsr	r10,0xb
80003e90:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003e94:	a1 7b       	lsl	r11,0x1
80003e96:	ab 9b       	lsr	r11,0xb
80003e98:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80003e9c <__extendsfdf_return_op1>:
80003e9c:	a1 7c       	lsl	r12,0x1
80003e9e:	5d 0b       	ror	r11
80003ea0:	5e fb       	retal	r11
80003ea2:	fc 1a ff e0 	movh	r10,0xffe0
80003ea6:	a9 6b       	lsl	r11,0x8
80003ea8:	f9 bb 01 ff 	movne	r11,-1
80003eac:	f4 0b 17 00 	moveq	r11,r10
80003eb0:	30 0a       	mov	r10,0
80003eb2:	cf 5b       	rjmp	80003e9c <__extendsfdf_return_op1>

80003eb4 <__avr32_f64_to_f32>:
80003eb4:	f6 09 15 01 	lsl	r9,r11,0x1
80003eb8:	b5 99       	lsr	r9,0x15
80003eba:	5e 0d       	reteq	0
80003ebc:	f6 08 15 0a 	lsl	r8,r11,0xa
80003ec0:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
80003ec4:	ab 6a       	lsl	r10,0xa
80003ec6:	5c 3a       	neg	r10
80003ec8:	5c fc       	rol	r12
80003eca:	e0 49 07 ff 	cp.w	r9,2047
80003ece:	c1 a0       	breq	80003f02 <__truncdfsf_return_op1+0x6>
80003ed0:	e0 29 03 80 	sub	r9,896
80003ed4:	bf bc       	sbr	r12,0x1f
80003ed6:	58 09       	cp.w	r9,0
80003ed8:	e0 8a 00 1a 	brle	80003f0c <__truncdfsf_return_op1+0x10>
80003edc:	37 fa       	mov	r10,127
80003ede:	ed bc 00 08 	bld	r12,0x8
80003ee2:	f7 ba 00 ff 	subeq	r10,-1
80003ee6:	14 0c       	add	r12,r10
80003ee8:	f7 b9 03 fe 	sublo	r9,-2
80003eec:	ed bc 00 1f 	bld	r12,0x1f
80003ef0:	f7 b9 01 01 	subne	r9,1
80003ef4:	f8 0c 16 07 	lsr	r12,r12,0x7
80003ef8:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

80003efc <__truncdfsf_return_op1>:
80003efc:	a1 7b       	lsl	r11,0x1
80003efe:	5d 0c       	ror	r12
80003f00:	5e fc       	retal	r12
80003f02:	bf dc       	cbr	r12,0x1f
80003f04:	5e 1e       	retne	-1
80003f06:	fc 1c 7f 80 	movh	r12,0x7f80
80003f0a:	5e fc       	retal	r12
80003f0c:	f2 09 11 01 	rsub	r9,r9,1
80003f10:	59 99       	cp.w	r9,25
80003f12:	f9 bc 02 00 	movhs	r12,0
80003f16:	c1 32       	brcc	80003f3c <__truncdfsf_return_op1+0x40>
80003f18:	f2 0a 11 20 	rsub	r10,r9,32
80003f1c:	f8 0a 09 4a 	lsl	r10,r12,r10
80003f20:	5f 1a       	srne	r10
80003f22:	f8 09 0a 4c 	lsr	r12,r12,r9
80003f26:	14 4c       	or	r12,r10
80003f28:	37 fa       	mov	r10,127
80003f2a:	ed bc 00 08 	bld	r12,0x8
80003f2e:	f7 ba 00 ff 	subeq	r10,-1
80003f32:	14 0c       	add	r12,r10
80003f34:	f8 0c 16 07 	lsr	r12,r12,0x7
80003f38:	a1 7b       	lsl	r11,0x1
80003f3a:	5d 0c       	ror	r12
80003f3c:	5e fc       	retal	r12

80003f3e <__avr32_udiv64>:
80003f3e:	d4 31       	pushm	r0-r7,lr
80003f40:	1a 97       	mov	r7,sp
80003f42:	20 3d       	sub	sp,12
80003f44:	10 9c       	mov	r12,r8
80003f46:	12 9e       	mov	lr,r9
80003f48:	14 93       	mov	r3,r10
80003f4a:	58 09       	cp.w	r9,0
80003f4c:	e0 81 00 bd 	brne	800040c6 <__avr32_udiv64+0x188>
80003f50:	16 38       	cp.w	r8,r11
80003f52:	e0 88 00 40 	brls	80003fd2 <__avr32_udiv64+0x94>
80003f56:	f0 08 12 00 	clz	r8,r8
80003f5a:	c0 d0       	breq	80003f74 <__avr32_udiv64+0x36>
80003f5c:	f6 08 09 4b 	lsl	r11,r11,r8
80003f60:	f0 09 11 20 	rsub	r9,r8,32
80003f64:	f8 08 09 4c 	lsl	r12,r12,r8
80003f68:	f4 09 0a 49 	lsr	r9,r10,r9
80003f6c:	f4 08 09 43 	lsl	r3,r10,r8
80003f70:	f3 eb 10 0b 	or	r11,r9,r11
80003f74:	f8 0e 16 10 	lsr	lr,r12,0x10
80003f78:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80003f7c:	f6 0e 0d 00 	divu	r0,r11,lr
80003f80:	e6 0b 16 10 	lsr	r11,r3,0x10
80003f84:	00 99       	mov	r9,r0
80003f86:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003f8a:	e0 0a 02 48 	mul	r8,r0,r10
80003f8e:	10 3b       	cp.w	r11,r8
80003f90:	c0 a2       	brcc	80003fa4 <__avr32_udiv64+0x66>
80003f92:	20 19       	sub	r9,1
80003f94:	18 0b       	add	r11,r12
80003f96:	18 3b       	cp.w	r11,r12
80003f98:	c0 63       	brcs	80003fa4 <__avr32_udiv64+0x66>
80003f9a:	10 3b       	cp.w	r11,r8
80003f9c:	f7 b9 03 01 	sublo	r9,1
80003fa0:	f7 dc e3 0b 	addcs	r11,r11,r12
80003fa4:	f6 08 01 01 	sub	r1,r11,r8
80003fa8:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80003fac:	e2 0e 0d 00 	divu	r0,r1,lr
80003fb0:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80003fb4:	00 98       	mov	r8,r0
80003fb6:	e0 0a 02 4a 	mul	r10,r0,r10
80003fba:	14 33       	cp.w	r3,r10
80003fbc:	c0 82       	brcc	80003fcc <__avr32_udiv64+0x8e>
80003fbe:	20 18       	sub	r8,1
80003fc0:	18 03       	add	r3,r12
80003fc2:	18 33       	cp.w	r3,r12
80003fc4:	c0 43       	brcs	80003fcc <__avr32_udiv64+0x8e>
80003fc6:	14 33       	cp.w	r3,r10
80003fc8:	f7 b8 03 01 	sublo	r8,1
80003fcc:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80003fd0:	cd f8       	rjmp	8000418e <__avr32_udiv64+0x250>
80003fd2:	58 08       	cp.w	r8,0
80003fd4:	c0 51       	brne	80003fde <__avr32_udiv64+0xa0>
80003fd6:	30 19       	mov	r9,1
80003fd8:	f2 08 0d 08 	divu	r8,r9,r8
80003fdc:	10 9c       	mov	r12,r8
80003fde:	f8 06 12 00 	clz	r6,r12
80003fe2:	c0 41       	brne	80003fea <__avr32_udiv64+0xac>
80003fe4:	18 1b       	sub	r11,r12
80003fe6:	30 19       	mov	r9,1
80003fe8:	c4 08       	rjmp	80004068 <__avr32_udiv64+0x12a>
80003fea:	ec 01 11 20 	rsub	r1,r6,32
80003fee:	f4 01 0a 49 	lsr	r9,r10,r1
80003ff2:	f8 06 09 4c 	lsl	r12,r12,r6
80003ff6:	f6 06 09 48 	lsl	r8,r11,r6
80003ffa:	f6 01 0a 41 	lsr	r1,r11,r1
80003ffe:	f3 e8 10 08 	or	r8,r9,r8
80004002:	f8 03 16 10 	lsr	r3,r12,0x10
80004006:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000400a:	e2 03 0d 00 	divu	r0,r1,r3
8000400e:	f0 0b 16 10 	lsr	r11,r8,0x10
80004012:	00 9e       	mov	lr,r0
80004014:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004018:	e0 05 02 49 	mul	r9,r0,r5
8000401c:	12 3b       	cp.w	r11,r9
8000401e:	c0 a2       	brcc	80004032 <__avr32_udiv64+0xf4>
80004020:	20 1e       	sub	lr,1
80004022:	18 0b       	add	r11,r12
80004024:	18 3b       	cp.w	r11,r12
80004026:	c0 63       	brcs	80004032 <__avr32_udiv64+0xf4>
80004028:	12 3b       	cp.w	r11,r9
8000402a:	f7 be 03 01 	sublo	lr,1
8000402e:	f7 dc e3 0b 	addcs	r11,r11,r12
80004032:	12 1b       	sub	r11,r9
80004034:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80004038:	f6 03 0d 02 	divu	r2,r11,r3
8000403c:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80004040:	04 99       	mov	r9,r2
80004042:	e4 05 02 4b 	mul	r11,r2,r5
80004046:	16 38       	cp.w	r8,r11
80004048:	c0 a2       	brcc	8000405c <__avr32_udiv64+0x11e>
8000404a:	20 19       	sub	r9,1
8000404c:	18 08       	add	r8,r12
8000404e:	18 38       	cp.w	r8,r12
80004050:	c0 63       	brcs	8000405c <__avr32_udiv64+0x11e>
80004052:	16 38       	cp.w	r8,r11
80004054:	f7 b9 03 01 	sublo	r9,1
80004058:	f1 dc e3 08 	addcs	r8,r8,r12
8000405c:	f4 06 09 43 	lsl	r3,r10,r6
80004060:	f0 0b 01 0b 	sub	r11,r8,r11
80004064:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80004068:	f8 06 16 10 	lsr	r6,r12,0x10
8000406c:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80004070:	f6 06 0d 00 	divu	r0,r11,r6
80004074:	e6 0b 16 10 	lsr	r11,r3,0x10
80004078:	00 9a       	mov	r10,r0
8000407a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000407e:	e0 0e 02 48 	mul	r8,r0,lr
80004082:	10 3b       	cp.w	r11,r8
80004084:	c0 a2       	brcc	80004098 <__avr32_udiv64+0x15a>
80004086:	20 1a       	sub	r10,1
80004088:	18 0b       	add	r11,r12
8000408a:	18 3b       	cp.w	r11,r12
8000408c:	c0 63       	brcs	80004098 <__avr32_udiv64+0x15a>
8000408e:	10 3b       	cp.w	r11,r8
80004090:	f7 ba 03 01 	sublo	r10,1
80004094:	f7 dc e3 0b 	addcs	r11,r11,r12
80004098:	f6 08 01 01 	sub	r1,r11,r8
8000409c:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800040a0:	e2 06 0d 00 	divu	r0,r1,r6
800040a4:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800040a8:	00 98       	mov	r8,r0
800040aa:	e0 0e 02 4b 	mul	r11,r0,lr
800040ae:	16 33       	cp.w	r3,r11
800040b0:	c0 82       	brcc	800040c0 <__avr32_udiv64+0x182>
800040b2:	20 18       	sub	r8,1
800040b4:	18 03       	add	r3,r12
800040b6:	18 33       	cp.w	r3,r12
800040b8:	c0 43       	brcs	800040c0 <__avr32_udiv64+0x182>
800040ba:	16 33       	cp.w	r3,r11
800040bc:	f7 b8 03 01 	sublo	r8,1
800040c0:	f1 ea 11 08 	or	r8,r8,r10<<0x10
800040c4:	c6 98       	rjmp	80004196 <__avr32_udiv64+0x258>
800040c6:	16 39       	cp.w	r9,r11
800040c8:	e0 8b 00 65 	brhi	80004192 <__avr32_udiv64+0x254>
800040cc:	f2 09 12 00 	clz	r9,r9
800040d0:	c0 b1       	brne	800040e6 <__avr32_udiv64+0x1a8>
800040d2:	10 3a       	cp.w	r10,r8
800040d4:	5f 2a       	srhs	r10
800040d6:	1c 3b       	cp.w	r11,lr
800040d8:	5f b8       	srhi	r8
800040da:	10 4a       	or	r10,r8
800040dc:	f2 0a 18 00 	cp.b	r10,r9
800040e0:	c5 90       	breq	80004192 <__avr32_udiv64+0x254>
800040e2:	30 18       	mov	r8,1
800040e4:	c5 98       	rjmp	80004196 <__avr32_udiv64+0x258>
800040e6:	f0 09 09 46 	lsl	r6,r8,r9
800040ea:	f2 03 11 20 	rsub	r3,r9,32
800040ee:	fc 09 09 4e 	lsl	lr,lr,r9
800040f2:	f0 03 0a 48 	lsr	r8,r8,r3
800040f6:	f6 09 09 4c 	lsl	r12,r11,r9
800040fa:	f4 03 0a 42 	lsr	r2,r10,r3
800040fe:	ef 46 ff f4 	st.w	r7[-12],r6
80004102:	f6 03 0a 43 	lsr	r3,r11,r3
80004106:	18 42       	or	r2,r12
80004108:	f1 ee 10 0c 	or	r12,r8,lr
8000410c:	f8 01 16 10 	lsr	r1,r12,0x10
80004110:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80004114:	e6 01 0d 04 	divu	r4,r3,r1
80004118:	e4 03 16 10 	lsr	r3,r2,0x10
8000411c:	08 9e       	mov	lr,r4
8000411e:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80004122:	e8 06 02 48 	mul	r8,r4,r6
80004126:	10 33       	cp.w	r3,r8
80004128:	c0 a2       	brcc	8000413c <__avr32_udiv64+0x1fe>
8000412a:	20 1e       	sub	lr,1
8000412c:	18 03       	add	r3,r12
8000412e:	18 33       	cp.w	r3,r12
80004130:	c0 63       	brcs	8000413c <__avr32_udiv64+0x1fe>
80004132:	10 33       	cp.w	r3,r8
80004134:	f7 be 03 01 	sublo	lr,1
80004138:	e7 dc e3 03 	addcs	r3,r3,r12
8000413c:	10 13       	sub	r3,r8
8000413e:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80004142:	e6 01 0d 00 	divu	r0,r3,r1
80004146:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000414a:	00 98       	mov	r8,r0
8000414c:	e0 06 02 46 	mul	r6,r0,r6
80004150:	0c 3b       	cp.w	r11,r6
80004152:	c0 a2       	brcc	80004166 <__avr32_udiv64+0x228>
80004154:	20 18       	sub	r8,1
80004156:	18 0b       	add	r11,r12
80004158:	18 3b       	cp.w	r11,r12
8000415a:	c0 63       	brcs	80004166 <__avr32_udiv64+0x228>
8000415c:	0c 3b       	cp.w	r11,r6
8000415e:	f7 dc e3 0b 	addcs	r11,r11,r12
80004162:	f7 b8 03 01 	sublo	r8,1
80004166:	f1 ee 11 08 	or	r8,r8,lr<<0x10
8000416a:	ee f4 ff f4 	ld.w	r4,r7[-12]
8000416e:	0c 1b       	sub	r11,r6
80004170:	f0 04 06 42 	mulu.d	r2,r8,r4
80004174:	06 95       	mov	r5,r3
80004176:	16 35       	cp.w	r5,r11
80004178:	e0 8b 00 0a 	brhi	8000418c <__avr32_udiv64+0x24e>
8000417c:	5f 0b       	sreq	r11
8000417e:	f4 09 09 49 	lsl	r9,r10,r9
80004182:	12 32       	cp.w	r2,r9
80004184:	5f b9       	srhi	r9
80004186:	f7 e9 00 09 	and	r9,r11,r9
8000418a:	c0 60       	breq	80004196 <__avr32_udiv64+0x258>
8000418c:	20 18       	sub	r8,1
8000418e:	30 09       	mov	r9,0
80004190:	c0 38       	rjmp	80004196 <__avr32_udiv64+0x258>
80004192:	30 09       	mov	r9,0
80004194:	12 98       	mov	r8,r9
80004196:	10 9a       	mov	r10,r8
80004198:	12 93       	mov	r3,r9
8000419a:	10 92       	mov	r2,r8
8000419c:	12 9b       	mov	r11,r9
8000419e:	2f dd       	sub	sp,-12
800041a0:	d8 32       	popm	r0-r7,pc

800041a2 <memcpy>:
800041a2:	58 8a       	cp.w	r10,8
800041a4:	c2 f5       	brlt	80004202 <memcpy+0x60>
800041a6:	f9 eb 10 09 	or	r9,r12,r11
800041aa:	e2 19 00 03 	andl	r9,0x3,COH
800041ae:	e0 81 00 97 	brne	800042dc <memcpy+0x13a>
800041b2:	e0 4a 00 20 	cp.w	r10,32
800041b6:	c3 b4       	brge	8000422c <memcpy+0x8a>
800041b8:	f4 08 14 02 	asr	r8,r10,0x2
800041bc:	f0 09 11 08 	rsub	r9,r8,8
800041c0:	fe 09 00 2f 	add	pc,pc,r9<<0x2
800041c4:	76 69       	ld.w	r9,r11[0x18]
800041c6:	99 69       	st.w	r12[0x18],r9
800041c8:	76 59       	ld.w	r9,r11[0x14]
800041ca:	99 59       	st.w	r12[0x14],r9
800041cc:	76 49       	ld.w	r9,r11[0x10]
800041ce:	99 49       	st.w	r12[0x10],r9
800041d0:	76 39       	ld.w	r9,r11[0xc]
800041d2:	99 39       	st.w	r12[0xc],r9
800041d4:	76 29       	ld.w	r9,r11[0x8]
800041d6:	99 29       	st.w	r12[0x8],r9
800041d8:	76 19       	ld.w	r9,r11[0x4]
800041da:	99 19       	st.w	r12[0x4],r9
800041dc:	76 09       	ld.w	r9,r11[0x0]
800041de:	99 09       	st.w	r12[0x0],r9
800041e0:	f6 08 00 2b 	add	r11,r11,r8<<0x2
800041e4:	f8 08 00 28 	add	r8,r12,r8<<0x2
800041e8:	e0 1a 00 03 	andl	r10,0x3
800041ec:	f4 0a 11 04 	rsub	r10,r10,4
800041f0:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800041f4:	17 a9       	ld.ub	r9,r11[0x2]
800041f6:	b0 a9       	st.b	r8[0x2],r9
800041f8:	17 99       	ld.ub	r9,r11[0x1]
800041fa:	b0 99       	st.b	r8[0x1],r9
800041fc:	17 89       	ld.ub	r9,r11[0x0]
800041fe:	b0 89       	st.b	r8[0x0],r9
80004200:	5e fc       	retal	r12
80004202:	f4 0a 11 09 	rsub	r10,r10,9
80004206:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000420a:	17 f9       	ld.ub	r9,r11[0x7]
8000420c:	b8 f9       	st.b	r12[0x7],r9
8000420e:	17 e9       	ld.ub	r9,r11[0x6]
80004210:	b8 e9       	st.b	r12[0x6],r9
80004212:	17 d9       	ld.ub	r9,r11[0x5]
80004214:	b8 d9       	st.b	r12[0x5],r9
80004216:	17 c9       	ld.ub	r9,r11[0x4]
80004218:	b8 c9       	st.b	r12[0x4],r9
8000421a:	17 b9       	ld.ub	r9,r11[0x3]
8000421c:	b8 b9       	st.b	r12[0x3],r9
8000421e:	17 a9       	ld.ub	r9,r11[0x2]
80004220:	b8 a9       	st.b	r12[0x2],r9
80004222:	17 99       	ld.ub	r9,r11[0x1]
80004224:	b8 99       	st.b	r12[0x1],r9
80004226:	17 89       	ld.ub	r9,r11[0x0]
80004228:	b8 89       	st.b	r12[0x0],r9
8000422a:	5e fc       	retal	r12
8000422c:	eb cd 40 c0 	pushm	r6-r7,lr
80004230:	18 99       	mov	r9,r12
80004232:	22 0a       	sub	r10,32
80004234:	b7 07       	ld.d	r6,r11++
80004236:	b3 26       	st.d	r9++,r6
80004238:	b7 07       	ld.d	r6,r11++
8000423a:	b3 26       	st.d	r9++,r6
8000423c:	b7 07       	ld.d	r6,r11++
8000423e:	b3 26       	st.d	r9++,r6
80004240:	b7 07       	ld.d	r6,r11++
80004242:	b3 26       	st.d	r9++,r6
80004244:	22 0a       	sub	r10,32
80004246:	cf 74       	brge	80004234 <memcpy+0x92>
80004248:	2f 0a       	sub	r10,-16
8000424a:	c0 65       	brlt	80004256 <memcpy+0xb4>
8000424c:	b7 07       	ld.d	r6,r11++
8000424e:	b3 26       	st.d	r9++,r6
80004250:	b7 07       	ld.d	r6,r11++
80004252:	b3 26       	st.d	r9++,r6
80004254:	21 0a       	sub	r10,16
80004256:	5c 3a       	neg	r10
80004258:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
8000425c:	d7 03       	nop
8000425e:	d7 03       	nop
80004260:	f7 36 00 0e 	ld.ub	r6,r11[14]
80004264:	f3 66 00 0e 	st.b	r9[14],r6
80004268:	f7 36 00 0d 	ld.ub	r6,r11[13]
8000426c:	f3 66 00 0d 	st.b	r9[13],r6
80004270:	f7 36 00 0c 	ld.ub	r6,r11[12]
80004274:	f3 66 00 0c 	st.b	r9[12],r6
80004278:	f7 36 00 0b 	ld.ub	r6,r11[11]
8000427c:	f3 66 00 0b 	st.b	r9[11],r6
80004280:	f7 36 00 0a 	ld.ub	r6,r11[10]
80004284:	f3 66 00 0a 	st.b	r9[10],r6
80004288:	f7 36 00 09 	ld.ub	r6,r11[9]
8000428c:	f3 66 00 09 	st.b	r9[9],r6
80004290:	f7 36 00 08 	ld.ub	r6,r11[8]
80004294:	f3 66 00 08 	st.b	r9[8],r6
80004298:	f7 36 00 07 	ld.ub	r6,r11[7]
8000429c:	f3 66 00 07 	st.b	r9[7],r6
800042a0:	f7 36 00 06 	ld.ub	r6,r11[6]
800042a4:	f3 66 00 06 	st.b	r9[6],r6
800042a8:	f7 36 00 05 	ld.ub	r6,r11[5]
800042ac:	f3 66 00 05 	st.b	r9[5],r6
800042b0:	f7 36 00 04 	ld.ub	r6,r11[4]
800042b4:	f3 66 00 04 	st.b	r9[4],r6
800042b8:	f7 36 00 03 	ld.ub	r6,r11[3]
800042bc:	f3 66 00 03 	st.b	r9[3],r6
800042c0:	f7 36 00 02 	ld.ub	r6,r11[2]
800042c4:	f3 66 00 02 	st.b	r9[2],r6
800042c8:	f7 36 00 01 	ld.ub	r6,r11[1]
800042cc:	f3 66 00 01 	st.b	r9[1],r6
800042d0:	f7 36 00 00 	ld.ub	r6,r11[0]
800042d4:	f3 66 00 00 	st.b	r9[0],r6
800042d8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800042dc:	20 1a       	sub	r10,1
800042de:	f6 0a 07 09 	ld.ub	r9,r11[r10]
800042e2:	f8 0a 0b 09 	st.b	r12[r10],r9
800042e6:	cf b1       	brne	800042dc <memcpy+0x13a>
800042e8:	5e fc       	retal	r12

800042ea <memset>:
800042ea:	18 98       	mov	r8,r12
800042ec:	c0 38       	rjmp	800042f2 <memset+0x8>
800042ee:	10 cb       	st.b	r8++,r11
800042f0:	20 1a       	sub	r10,1
800042f2:	58 0a       	cp.w	r10,0
800042f4:	cf d1       	brne	800042ee <memset+0x4>
800042f6:	5e fc       	retal	r12

800042f8 <sprintf>:
800042f8:	d4 01       	pushm	lr
800042fa:	21 7d       	sub	sp,92
800042fc:	e0 68 ff ff 	mov	r8,65535
80004300:	ea 18 7f ff 	orh	r8,0x7fff
80004304:	50 58       	stdsp	sp[0x14],r8
80004306:	50 28       	stdsp	sp[0x8],r8
80004308:	e0 68 02 08 	mov	r8,520
8000430c:	ba 68       	st.h	sp[0xc],r8
8000430e:	3f f8       	mov	r8,-1
80004310:	ba 78       	st.h	sp[0xe],r8
80004312:	e0 68 01 18 	mov	r8,280
80004316:	50 4c       	stdsp	sp[0x10],r12
80004318:	16 9a       	mov	r10,r11
8000431a:	50 0c       	stdsp	sp[0x0],r12
8000431c:	fa c9 ff a0 	sub	r9,sp,-96
80004320:	70 0c       	ld.w	r12,r8[0x0]
80004322:	1a 9b       	mov	r11,sp
80004324:	c9 cd       	rcall	8000465c <_vfprintf_r>
80004326:	30 09       	mov	r9,0
80004328:	40 08       	lddsp	r8,sp[0x0]
8000432a:	b0 89       	st.b	r8[0x0],r9
8000432c:	2e 9d       	sub	sp,-92
8000432e:	d8 02       	popm	pc

80004330 <get_arg>:
80004330:	d4 31       	pushm	r0-r7,lr
80004332:	20 8d       	sub	sp,32
80004334:	fa c4 ff bc 	sub	r4,sp,-68
80004338:	50 4b       	stdsp	sp[0x10],r11
8000433a:	68 2e       	ld.w	lr,r4[0x8]
8000433c:	50 58       	stdsp	sp[0x14],r8
8000433e:	12 96       	mov	r6,r9
80004340:	7c 0b       	ld.w	r11,lr[0x0]
80004342:	70 05       	ld.w	r5,r8[0x0]
80004344:	50 6e       	stdsp	sp[0x18],lr
80004346:	58 0b       	cp.w	r11,0
80004348:	f4 0b 17 00 	moveq	r11,r10
8000434c:	68 03       	ld.w	r3,r4[0x0]
8000434e:	68 11       	ld.w	r1,r4[0x4]
80004350:	40 49       	lddsp	r9,sp[0x10]
80004352:	30 08       	mov	r8,0
80004354:	c2 69       	rjmp	800045a0 <get_arg+0x270>
80004356:	2f fb       	sub	r11,-1
80004358:	32 5c       	mov	r12,37
8000435a:	17 8a       	ld.ub	r10,r11[0x0]
8000435c:	f8 0a 18 00 	cp.b	r10,r12
80004360:	5f 1e       	srne	lr
80004362:	f0 0a 18 00 	cp.b	r10,r8
80004366:	5f 1c       	srne	r12
80004368:	fd ec 00 0c 	and	r12,lr,r12
8000436c:	f0 0c 18 00 	cp.b	r12,r8
80004370:	cf 31       	brne	80004356 <get_arg+0x26>
80004372:	58 0a       	cp.w	r10,0
80004374:	e0 80 01 23 	breq	800045ba <get_arg+0x28a>
80004378:	30 0c       	mov	r12,0
8000437a:	3f fa       	mov	r10,-1
8000437c:	18 90       	mov	r0,r12
8000437e:	50 3a       	stdsp	sp[0xc],r10
80004380:	18 94       	mov	r4,r12
80004382:	18 92       	mov	r2,r12
80004384:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80004388:	16 97       	mov	r7,r11
8000438a:	50 7c       	stdsp	sp[0x1c],r12
8000438c:	fe cc a2 e0 	sub	r12,pc,-23840
80004390:	0f 3a       	ld.ub	r10,r7++
80004392:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80004396:	40 7c       	lddsp	r12,sp[0x1c]
80004398:	1c 0c       	add	r12,lr
8000439a:	fe ce a3 b6 	sub	lr,pc,-23626
8000439e:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
800043a2:	20 1e       	sub	lr,1
800043a4:	50 0e       	stdsp	sp[0x0],lr
800043a6:	fe ce a4 2e 	sub	lr,pc,-23506
800043aa:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
800043ae:	50 7c       	stdsp	sp[0x1c],r12
800043b0:	40 0c       	lddsp	r12,sp[0x0]
800043b2:	58 7c       	cp.w	r12,7
800043b4:	e0 8b 00 ef 	brhi	80004592 <get_arg+0x262>
800043b8:	fe ce a5 e0 	sub	lr,pc,-23072
800043bc:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
800043c0:	36 8b       	mov	r11,104
800043c2:	f6 0a 18 00 	cp.b	r10,r11
800043c6:	e0 80 00 e6 	breq	80004592 <get_arg+0x262>
800043ca:	37 1b       	mov	r11,113
800043cc:	f6 0a 18 00 	cp.b	r10,r11
800043d0:	c0 70       	breq	800043de <get_arg+0xae>
800043d2:	34 cb       	mov	r11,76
800043d4:	f6 0a 18 00 	cp.b	r10,r11
800043d8:	c0 51       	brne	800043e2 <get_arg+0xb2>
800043da:	a3 b4       	sbr	r4,0x3
800043dc:	cd b8       	rjmp	80004592 <get_arg+0x262>
800043de:	a5 b4       	sbr	r4,0x5
800043e0:	cd 98       	rjmp	80004592 <get_arg+0x262>
800043e2:	08 9a       	mov	r10,r4
800043e4:	0e 9b       	mov	r11,r7
800043e6:	a5 aa       	sbr	r10,0x4
800043e8:	17 3c       	ld.ub	r12,r11++
800043ea:	a5 b4       	sbr	r4,0x5
800043ec:	36 ce       	mov	lr,108
800043ee:	fc 0c 18 00 	cp.b	r12,lr
800043f2:	e0 80 00 d1 	breq	80004594 <get_arg+0x264>
800043f6:	14 94       	mov	r4,r10
800043f8:	cc d8       	rjmp	80004592 <get_arg+0x262>
800043fa:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
800043fe:	36 7c       	mov	r12,103
80004400:	f8 0a 18 00 	cp.b	r10,r12
80004404:	e0 8b 00 27 	brhi	80004452 <get_arg+0x122>
80004408:	36 5b       	mov	r11,101
8000440a:	f6 0a 18 00 	cp.b	r10,r11
8000440e:	c4 82       	brcc	8000449e <get_arg+0x16e>
80004410:	34 fb       	mov	r11,79
80004412:	f6 0a 18 00 	cp.b	r10,r11
80004416:	c4 80       	breq	800044a6 <get_arg+0x176>
80004418:	e0 8b 00 0c 	brhi	80004430 <get_arg+0x100>
8000441c:	34 5b       	mov	r11,69
8000441e:	f6 0a 18 00 	cp.b	r10,r11
80004422:	c3 e0       	breq	8000449e <get_arg+0x16e>
80004424:	34 7b       	mov	r11,71
80004426:	f6 0a 18 00 	cp.b	r10,r11
8000442a:	c3 a0       	breq	8000449e <get_arg+0x16e>
8000442c:	34 4b       	mov	r11,68
8000442e:	c0 88       	rjmp	8000443e <get_arg+0x10e>
80004430:	35 8b       	mov	r11,88
80004432:	f6 0a 18 00 	cp.b	r10,r11
80004436:	c2 c0       	breq	8000448e <get_arg+0x15e>
80004438:	e0 8b 00 07 	brhi	80004446 <get_arg+0x116>
8000443c:	35 5b       	mov	r11,85
8000443e:	f6 0a 18 00 	cp.b	r10,r11
80004442:	c3 51       	brne	800044ac <get_arg+0x17c>
80004444:	c3 18       	rjmp	800044a6 <get_arg+0x176>
80004446:	36 3b       	mov	r11,99
80004448:	f6 0a 18 00 	cp.b	r10,r11
8000444c:	c2 f0       	breq	800044aa <get_arg+0x17a>
8000444e:	36 4b       	mov	r11,100
80004450:	c0 e8       	rjmp	8000446c <get_arg+0x13c>
80004452:	37 0b       	mov	r11,112
80004454:	f6 0a 18 00 	cp.b	r10,r11
80004458:	c2 50       	breq	800044a2 <get_arg+0x172>
8000445a:	e0 8b 00 0d 	brhi	80004474 <get_arg+0x144>
8000445e:	36 eb       	mov	r11,110
80004460:	f6 0a 18 00 	cp.b	r10,r11
80004464:	c1 f0       	breq	800044a2 <get_arg+0x172>
80004466:	e0 8b 00 14 	brhi	8000448e <get_arg+0x15e>
8000446a:	36 9b       	mov	r11,105
8000446c:	f6 0a 18 00 	cp.b	r10,r11
80004470:	c1 e1       	brne	800044ac <get_arg+0x17c>
80004472:	c0 e8       	rjmp	8000448e <get_arg+0x15e>
80004474:	37 5b       	mov	r11,117
80004476:	f6 0a 18 00 	cp.b	r10,r11
8000447a:	c0 a0       	breq	8000448e <get_arg+0x15e>
8000447c:	37 8b       	mov	r11,120
8000447e:	f6 0a 18 00 	cp.b	r10,r11
80004482:	c0 60       	breq	8000448e <get_arg+0x15e>
80004484:	37 3b       	mov	r11,115
80004486:	f6 0a 18 00 	cp.b	r10,r11
8000448a:	c1 11       	brne	800044ac <get_arg+0x17c>
8000448c:	c0 b8       	rjmp	800044a2 <get_arg+0x172>
8000448e:	ed b4 00 04 	bld	r4,0x4
80004492:	c0 a0       	breq	800044a6 <get_arg+0x176>
80004494:	ed b4 00 05 	bld	r4,0x5
80004498:	c0 91       	brne	800044aa <get_arg+0x17a>
8000449a:	30 20       	mov	r0,2
8000449c:	c0 88       	rjmp	800044ac <get_arg+0x17c>
8000449e:	30 40       	mov	r0,4
800044a0:	c0 68       	rjmp	800044ac <get_arg+0x17c>
800044a2:	30 30       	mov	r0,3
800044a4:	c0 48       	rjmp	800044ac <get_arg+0x17c>
800044a6:	30 10       	mov	r0,1
800044a8:	c0 28       	rjmp	800044ac <get_arg+0x17c>
800044aa:	30 00       	mov	r0,0
800044ac:	40 3b       	lddsp	r11,sp[0xc]
800044ae:	5b fb       	cp.w	r11,-1
800044b0:	c0 40       	breq	800044b8 <get_arg+0x188>
800044b2:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
800044b6:	c6 e8       	rjmp	80004592 <get_arg+0x262>
800044b8:	58 60       	cp.w	r0,6
800044ba:	e0 8b 00 6c 	brhi	80004592 <get_arg+0x262>
800044be:	6c 0a       	ld.w	r10,r6[0x0]
800044c0:	ea cc ff ff 	sub	r12,r5,-1
800044c4:	fe ce a6 cc 	sub	lr,pc,-22836
800044c8:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
800044cc:	f4 cb ff f8 	sub	r11,r10,-8
800044d0:	8d 0b       	st.w	r6[0x0],r11
800044d2:	f4 ea 00 00 	ld.d	r10,r10[0]
800044d6:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
800044da:	c0 f8       	rjmp	800044f8 <get_arg+0x1c8>
800044dc:	f4 cb ff fc 	sub	r11,r10,-4
800044e0:	8d 0b       	st.w	r6[0x0],r11
800044e2:	74 0a       	ld.w	r10,r10[0x0]
800044e4:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800044e8:	c0 88       	rjmp	800044f8 <get_arg+0x1c8>
800044ea:	f4 cb ff f8 	sub	r11,r10,-8
800044ee:	8d 0b       	st.w	r6[0x0],r11
800044f0:	f4 ea 00 00 	ld.d	r10,r10[0]
800044f4:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
800044f8:	0e 9b       	mov	r11,r7
800044fa:	18 95       	mov	r5,r12
800044fc:	c4 c8       	rjmp	80004594 <get_arg+0x264>
800044fe:	62 0a       	ld.w	r10,r1[0x0]
80004500:	5b fa       	cp.w	r10,-1
80004502:	c0 a1       	brne	80004516 <get_arg+0x1e6>
80004504:	50 19       	stdsp	sp[0x4],r9
80004506:	50 28       	stdsp	sp[0x8],r8
80004508:	e0 6a 00 80 	mov	r10,128
8000450c:	30 0b       	mov	r11,0
8000450e:	02 9c       	mov	r12,r1
80004510:	ce de       	rcall	800042ea <memset>
80004512:	40 28       	lddsp	r8,sp[0x8]
80004514:	40 19       	lddsp	r9,sp[0x4]
80004516:	e4 cc 00 01 	sub	r12,r2,1
8000451a:	0e 9b       	mov	r11,r7
8000451c:	50 3c       	stdsp	sp[0xc],r12
8000451e:	f2 0c 0c 49 	max	r9,r9,r12
80004522:	c3 98       	rjmp	80004594 <get_arg+0x264>
80004524:	62 0a       	ld.w	r10,r1[0x0]
80004526:	5b fa       	cp.w	r10,-1
80004528:	c0 a1       	brne	8000453c <get_arg+0x20c>
8000452a:	50 19       	stdsp	sp[0x4],r9
8000452c:	50 28       	stdsp	sp[0x8],r8
8000452e:	e0 6a 00 80 	mov	r10,128
80004532:	30 0b       	mov	r11,0
80004534:	02 9c       	mov	r12,r1
80004536:	cd ae       	rcall	800042ea <memset>
80004538:	40 28       	lddsp	r8,sp[0x8]
8000453a:	40 19       	lddsp	r9,sp[0x4]
8000453c:	20 12       	sub	r2,1
8000453e:	30 0a       	mov	r10,0
80004540:	0e 9b       	mov	r11,r7
80004542:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
80004546:	f2 02 0c 49 	max	r9,r9,r2
8000454a:	c2 58       	rjmp	80004594 <get_arg+0x264>
8000454c:	16 97       	mov	r7,r11
8000454e:	6c 0a       	ld.w	r10,r6[0x0]
80004550:	f4 cb ff fc 	sub	r11,r10,-4
80004554:	8d 0b       	st.w	r6[0x0],r11
80004556:	74 0a       	ld.w	r10,r10[0x0]
80004558:	0e 9b       	mov	r11,r7
8000455a:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000455e:	2f f5       	sub	r5,-1
80004560:	c1 a8       	rjmp	80004594 <get_arg+0x264>
80004562:	f4 c2 00 30 	sub	r2,r10,48
80004566:	c0 68       	rjmp	80004572 <get_arg+0x242>
80004568:	e4 02 00 22 	add	r2,r2,r2<<0x2
8000456c:	2f f7       	sub	r7,-1
8000456e:	f4 02 00 12 	add	r2,r10,r2<<0x1
80004572:	0f 8a       	ld.ub	r10,r7[0x0]
80004574:	58 0a       	cp.w	r10,0
80004576:	c0 e0       	breq	80004592 <get_arg+0x262>
80004578:	23 0a       	sub	r10,48
8000457a:	58 9a       	cp.w	r10,9
8000457c:	fe 98 ff f6 	brls	80004568 <get_arg+0x238>
80004580:	c0 98       	rjmp	80004592 <get_arg+0x262>
80004582:	2f f7       	sub	r7,-1
80004584:	0f 8a       	ld.ub	r10,r7[0x0]
80004586:	58 0a       	cp.w	r10,0
80004588:	c0 50       	breq	80004592 <get_arg+0x262>
8000458a:	23 0a       	sub	r10,48
8000458c:	58 9a       	cp.w	r10,9
8000458e:	fe 98 ff fa 	brls	80004582 <get_arg+0x252>
80004592:	0e 9b       	mov	r11,r7
80004594:	40 7c       	lddsp	r12,sp[0x1c]
80004596:	30 ba       	mov	r10,11
80004598:	f4 0c 18 00 	cp.b	r12,r10
8000459c:	fe 91 fe f4 	brne	80004384 <get_arg+0x54>
800045a0:	40 42       	lddsp	r2,sp[0x10]
800045a2:	17 8c       	ld.ub	r12,r11[0x0]
800045a4:	0a 32       	cp.w	r2,r5
800045a6:	5f 4a       	srge	r10
800045a8:	f0 0c 18 00 	cp.b	r12,r8
800045ac:	5f 1c       	srne	r12
800045ae:	f9 ea 00 0a 	and	r10,r12,r10
800045b2:	f0 0a 18 00 	cp.b	r10,r8
800045b6:	fe 91 fe d1 	brne	80004358 <get_arg+0x28>
800045ba:	30 08       	mov	r8,0
800045bc:	40 4e       	lddsp	lr,sp[0x10]
800045be:	17 8a       	ld.ub	r10,r11[0x0]
800045c0:	e2 05 00 21 	add	r1,r1,r5<<0x2
800045c4:	f0 0a 18 00 	cp.b	r10,r8
800045c8:	fc 09 17 10 	movne	r9,lr
800045cc:	e6 05 00 38 	add	r8,r3,r5<<0x3
800045d0:	06 9e       	mov	lr,r3
800045d2:	c2 a8       	rjmp	80004626 <get_arg+0x2f6>
800045d4:	62 0a       	ld.w	r10,r1[0x0]
800045d6:	58 3a       	cp.w	r10,3
800045d8:	c1 e0       	breq	80004614 <get_arg+0x2e4>
800045da:	e0 89 00 07 	brgt	800045e8 <get_arg+0x2b8>
800045de:	58 1a       	cp.w	r10,1
800045e0:	c1 a0       	breq	80004614 <get_arg+0x2e4>
800045e2:	58 2a       	cp.w	r10,2
800045e4:	c1 81       	brne	80004614 <get_arg+0x2e4>
800045e6:	c0 58       	rjmp	800045f0 <get_arg+0x2c0>
800045e8:	58 5a       	cp.w	r10,5
800045ea:	c0 c0       	breq	80004602 <get_arg+0x2d2>
800045ec:	c0 b5       	brlt	80004602 <get_arg+0x2d2>
800045ee:	c1 38       	rjmp	80004614 <get_arg+0x2e4>
800045f0:	6c 0a       	ld.w	r10,r6[0x0]
800045f2:	f4 cc ff f8 	sub	r12,r10,-8
800045f6:	8d 0c       	st.w	r6[0x0],r12
800045f8:	f4 e2 00 00 	ld.d	r2,r10[0]
800045fc:	f0 e3 00 00 	st.d	r8[0],r2
80004600:	c1 08       	rjmp	80004620 <get_arg+0x2f0>
80004602:	6c 0a       	ld.w	r10,r6[0x0]
80004604:	f4 cc ff f8 	sub	r12,r10,-8
80004608:	8d 0c       	st.w	r6[0x0],r12
8000460a:	f4 e2 00 00 	ld.d	r2,r10[0]
8000460e:	f0 e3 00 00 	st.d	r8[0],r2
80004612:	c0 78       	rjmp	80004620 <get_arg+0x2f0>
80004614:	6c 0a       	ld.w	r10,r6[0x0]
80004616:	f4 cc ff fc 	sub	r12,r10,-4
8000461a:	8d 0c       	st.w	r6[0x0],r12
8000461c:	74 0a       	ld.w	r10,r10[0x0]
8000461e:	91 0a       	st.w	r8[0x0],r10
80004620:	2f f5       	sub	r5,-1
80004622:	2f 88       	sub	r8,-8
80004624:	2f c1       	sub	r1,-4
80004626:	12 35       	cp.w	r5,r9
80004628:	fe 9a ff d6 	brle	800045d4 <get_arg+0x2a4>
8000462c:	1c 93       	mov	r3,lr
8000462e:	40 52       	lddsp	r2,sp[0x14]
80004630:	40 6e       	lddsp	lr,sp[0x18]
80004632:	85 05       	st.w	r2[0x0],r5
80004634:	9d 0b       	st.w	lr[0x0],r11
80004636:	40 4b       	lddsp	r11,sp[0x10]
80004638:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
8000463c:	2f 8d       	sub	sp,-32
8000463e:	d8 32       	popm	r0-r7,pc

80004640 <__sprint_r>:
80004640:	d4 21       	pushm	r4-r7,lr
80004642:	14 97       	mov	r7,r10
80004644:	74 28       	ld.w	r8,r10[0x8]
80004646:	58 08       	cp.w	r8,0
80004648:	c0 41       	brne	80004650 <__sprint_r+0x10>
8000464a:	95 18       	st.w	r10[0x4],r8
8000464c:	10 9c       	mov	r12,r8
8000464e:	d8 22       	popm	r4-r7,pc
80004650:	e0 a0 18 b4 	rcall	800077b8 <__sfvwrite_r>
80004654:	30 08       	mov	r8,0
80004656:	8f 18       	st.w	r7[0x4],r8
80004658:	8f 28       	st.w	r7[0x8],r8
8000465a:	d8 22       	popm	r4-r7,pc

8000465c <_vfprintf_r>:
8000465c:	d4 31       	pushm	r0-r7,lr
8000465e:	fa cd 06 bc 	sub	sp,sp,1724
80004662:	51 09       	stdsp	sp[0x40],r9
80004664:	16 91       	mov	r1,r11
80004666:	14 97       	mov	r7,r10
80004668:	18 95       	mov	r5,r12
8000466a:	e0 a0 1a 1d 	rcall	80007aa4 <_localeconv_r>
8000466e:	78 0c       	ld.w	r12,r12[0x0]
80004670:	50 cc       	stdsp	sp[0x30],r12
80004672:	58 05       	cp.w	r5,0
80004674:	c0 70       	breq	80004682 <_vfprintf_r+0x26>
80004676:	6a 68       	ld.w	r8,r5[0x18]
80004678:	58 08       	cp.w	r8,0
8000467a:	c0 41       	brne	80004682 <_vfprintf_r+0x26>
8000467c:	0a 9c       	mov	r12,r5
8000467e:	e0 a0 17 3d 	rcall	800074f8 <__sinit>
80004682:	fe c8 a4 c6 	sub	r8,pc,-23354
80004686:	10 31       	cp.w	r1,r8
80004688:	c0 31       	brne	8000468e <_vfprintf_r+0x32>
8000468a:	6a 01       	ld.w	r1,r5[0x0]
8000468c:	c0 c8       	rjmp	800046a4 <_vfprintf_r+0x48>
8000468e:	fe c8 a4 b2 	sub	r8,pc,-23374
80004692:	10 31       	cp.w	r1,r8
80004694:	c0 31       	brne	8000469a <_vfprintf_r+0x3e>
80004696:	6a 11       	ld.w	r1,r5[0x4]
80004698:	c0 68       	rjmp	800046a4 <_vfprintf_r+0x48>
8000469a:	fe c8 a4 9e 	sub	r8,pc,-23394
8000469e:	10 31       	cp.w	r1,r8
800046a0:	eb f1 00 02 	ld.weq	r1,r5[0x8]
800046a4:	82 68       	ld.sh	r8,r1[0xc]
800046a6:	ed b8 00 03 	bld	r8,0x3
800046aa:	c0 41       	brne	800046b2 <_vfprintf_r+0x56>
800046ac:	62 48       	ld.w	r8,r1[0x10]
800046ae:	58 08       	cp.w	r8,0
800046b0:	c0 71       	brne	800046be <_vfprintf_r+0x62>
800046b2:	02 9b       	mov	r11,r1
800046b4:	0a 9c       	mov	r12,r5
800046b6:	e0 a0 0f 5d 	rcall	80006570 <__swsetup_r>
800046ba:	e0 81 0f 54 	brne	80006562 <_vfprintf_r+0x1f06>
800046be:	82 68       	ld.sh	r8,r1[0xc]
800046c0:	10 99       	mov	r9,r8
800046c2:	e2 19 00 1a 	andl	r9,0x1a,COH
800046c6:	58 a9       	cp.w	r9,10
800046c8:	c3 c1       	brne	80004740 <_vfprintf_r+0xe4>
800046ca:	82 79       	ld.sh	r9,r1[0xe]
800046cc:	30 0a       	mov	r10,0
800046ce:	f4 09 19 00 	cp.h	r9,r10
800046d2:	c3 75       	brlt	80004740 <_vfprintf_r+0xe4>
800046d4:	a1 d8       	cbr	r8,0x1
800046d6:	fb 58 05 d0 	st.h	sp[1488],r8
800046da:	62 88       	ld.w	r8,r1[0x20]
800046dc:	fb 48 05 e4 	st.w	sp[1508],r8
800046e0:	62 a8       	ld.w	r8,r1[0x28]
800046e2:	fb 48 05 ec 	st.w	sp[1516],r8
800046e6:	fa c8 ff bc 	sub	r8,sp,-68
800046ea:	fb 48 05 d4 	st.w	sp[1492],r8
800046ee:	fb 48 05 c4 	st.w	sp[1476],r8
800046f2:	e0 68 04 00 	mov	r8,1024
800046f6:	fb 48 05 d8 	st.w	sp[1496],r8
800046fa:	fb 48 05 cc 	st.w	sp[1484],r8
800046fe:	30 08       	mov	r8,0
80004700:	fb 59 05 d2 	st.h	sp[1490],r9
80004704:	0e 9a       	mov	r10,r7
80004706:	41 09       	lddsp	r9,sp[0x40]
80004708:	fa c7 fa 3c 	sub	r7,sp,-1476
8000470c:	fb 48 05 dc 	st.w	sp[1500],r8
80004710:	0a 9c       	mov	r12,r5
80004712:	0e 9b       	mov	r11,r7
80004714:	ca 4f       	rcall	8000465c <_vfprintf_r>
80004716:	50 bc       	stdsp	sp[0x2c],r12
80004718:	c0 95       	brlt	8000472a <_vfprintf_r+0xce>
8000471a:	0e 9b       	mov	r11,r7
8000471c:	0a 9c       	mov	r12,r5
8000471e:	e0 a0 16 15 	rcall	80007348 <_fflush_r>
80004722:	40 be       	lddsp	lr,sp[0x2c]
80004724:	f9 be 01 ff 	movne	lr,-1
80004728:	50 be       	stdsp	sp[0x2c],lr
8000472a:	fb 08 05 d0 	ld.sh	r8,sp[1488]
8000472e:	ed b8 00 06 	bld	r8,0x6
80004732:	e0 81 0f 1a 	brne	80006566 <_vfprintf_r+0x1f0a>
80004736:	82 68       	ld.sh	r8,r1[0xc]
80004738:	a7 a8       	sbr	r8,0x6
8000473a:	a2 68       	st.h	r1[0xc],r8
8000473c:	e0 8f 0f 15 	bral	80006566 <_vfprintf_r+0x1f0a>
80004740:	30 08       	mov	r8,0
80004742:	fb 48 06 b4 	st.w	sp[1716],r8
80004746:	fb 48 06 90 	st.w	sp[1680],r8
8000474a:	fb 48 06 8c 	st.w	sp[1676],r8
8000474e:	fb 48 06 b0 	st.w	sp[1712],r8
80004752:	30 08       	mov	r8,0
80004754:	30 09       	mov	r9,0
80004756:	50 a7       	stdsp	sp[0x28],r7
80004758:	50 78       	stdsp	sp[0x1c],r8
8000475a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000475e:	3f f8       	mov	r8,-1
80004760:	50 59       	stdsp	sp[0x14],r9
80004762:	fb 43 06 88 	st.w	sp[1672],r3
80004766:	fb 48 05 44 	st.w	sp[1348],r8
8000476a:	12 9c       	mov	r12,r9
8000476c:	50 69       	stdsp	sp[0x18],r9
8000476e:	50 d9       	stdsp	sp[0x34],r9
80004770:	50 e9       	stdsp	sp[0x38],r9
80004772:	50 b9       	stdsp	sp[0x2c],r9
80004774:	12 97       	mov	r7,r9
80004776:	0a 94       	mov	r4,r5
80004778:	40 a2       	lddsp	r2,sp[0x28]
8000477a:	32 5a       	mov	r10,37
8000477c:	30 08       	mov	r8,0
8000477e:	c0 28       	rjmp	80004782 <_vfprintf_r+0x126>
80004780:	2f f2       	sub	r2,-1
80004782:	05 89       	ld.ub	r9,r2[0x0]
80004784:	f0 09 18 00 	cp.b	r9,r8
80004788:	5f 1b       	srne	r11
8000478a:	f4 09 18 00 	cp.b	r9,r10
8000478e:	5f 19       	srne	r9
80004790:	f3 eb 00 0b 	and	r11,r9,r11
80004794:	f0 0b 18 00 	cp.b	r11,r8
80004798:	cf 41       	brne	80004780 <_vfprintf_r+0x124>
8000479a:	40 ab       	lddsp	r11,sp[0x28]
8000479c:	e4 0b 01 06 	sub	r6,r2,r11
800047a0:	c1 e0       	breq	800047dc <_vfprintf_r+0x180>
800047a2:	fa f8 06 90 	ld.w	r8,sp[1680]
800047a6:	0c 08       	add	r8,r6
800047a8:	87 0b       	st.w	r3[0x0],r11
800047aa:	fb 48 06 90 	st.w	sp[1680],r8
800047ae:	87 16       	st.w	r3[0x4],r6
800047b0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800047b4:	2f f8       	sub	r8,-1
800047b6:	fb 48 06 8c 	st.w	sp[1676],r8
800047ba:	58 78       	cp.w	r8,7
800047bc:	e0 89 00 04 	brgt	800047c4 <_vfprintf_r+0x168>
800047c0:	2f 83       	sub	r3,-8
800047c2:	c0 a8       	rjmp	800047d6 <_vfprintf_r+0x17a>
800047c4:	fa ca f9 78 	sub	r10,sp,-1672
800047c8:	02 9b       	mov	r11,r1
800047ca:	08 9c       	mov	r12,r4
800047cc:	c3 af       	rcall	80004640 <__sprint_r>
800047ce:	e0 81 0e c6 	brne	8000655a <_vfprintf_r+0x1efe>
800047d2:	fa c3 f9 e0 	sub	r3,sp,-1568
800047d6:	40 ba       	lddsp	r10,sp[0x2c]
800047d8:	0c 0a       	add	r10,r6
800047da:	50 ba       	stdsp	sp[0x2c],r10
800047dc:	05 89       	ld.ub	r9,r2[0x0]
800047de:	30 08       	mov	r8,0
800047e0:	f0 09 18 00 	cp.b	r9,r8
800047e4:	e0 80 0e aa 	breq	80006538 <_vfprintf_r+0x1edc>
800047e8:	30 09       	mov	r9,0
800047ea:	fb 68 06 bb 	st.b	sp[1723],r8
800047ee:	0e 96       	mov	r6,r7
800047f0:	e4 c8 ff ff 	sub	r8,r2,-1
800047f4:	3f fe       	mov	lr,-1
800047f6:	50 93       	stdsp	sp[0x24],r3
800047f8:	50 41       	stdsp	sp[0x10],r1
800047fa:	0e 93       	mov	r3,r7
800047fc:	04 91       	mov	r1,r2
800047fe:	50 89       	stdsp	sp[0x20],r9
80004800:	50 a8       	stdsp	sp[0x28],r8
80004802:	50 2e       	stdsp	sp[0x8],lr
80004804:	50 39       	stdsp	sp[0xc],r9
80004806:	12 95       	mov	r5,r9
80004808:	12 90       	mov	r0,r9
8000480a:	10 97       	mov	r7,r8
8000480c:	08 92       	mov	r2,r4
8000480e:	c0 78       	rjmp	8000481c <_vfprintf_r+0x1c0>
80004810:	3f fc       	mov	r12,-1
80004812:	08 97       	mov	r7,r4
80004814:	50 2c       	stdsp	sp[0x8],r12
80004816:	c0 38       	rjmp	8000481c <_vfprintf_r+0x1c0>
80004818:	30 0b       	mov	r11,0
8000481a:	50 3b       	stdsp	sp[0xc],r11
8000481c:	0f 38       	ld.ub	r8,r7++
8000481e:	c0 28       	rjmp	80004822 <_vfprintf_r+0x1c6>
80004820:	12 90       	mov	r0,r9
80004822:	f0 c9 00 20 	sub	r9,r8,32
80004826:	e0 49 00 58 	cp.w	r9,88
8000482a:	e0 8b 0a 30 	brhi	80005c8a <_vfprintf_r+0x162e>
8000482e:	fe ca aa 1a 	sub	r10,pc,-21990
80004832:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80004836:	50 a7       	stdsp	sp[0x28],r7
80004838:	50 80       	stdsp	sp[0x20],r0
8000483a:	0c 97       	mov	r7,r6
8000483c:	04 94       	mov	r4,r2
8000483e:	06 96       	mov	r6,r3
80004840:	02 92       	mov	r2,r1
80004842:	fe c9 a7 f2 	sub	r9,pc,-22542
80004846:	40 93       	lddsp	r3,sp[0x24]
80004848:	10 90       	mov	r0,r8
8000484a:	40 41       	lddsp	r1,sp[0x10]
8000484c:	50 d9       	stdsp	sp[0x34],r9
8000484e:	e0 8f 08 8e 	bral	8000596a <_vfprintf_r+0x130e>
80004852:	30 08       	mov	r8,0
80004854:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80004858:	f0 09 18 00 	cp.b	r9,r8
8000485c:	ce 01       	brne	8000481c <_vfprintf_r+0x1c0>
8000485e:	32 08       	mov	r8,32
80004860:	c6 e8       	rjmp	8000493c <_vfprintf_r+0x2e0>
80004862:	a1 a5       	sbr	r5,0x0
80004864:	cd cb       	rjmp	8000481c <_vfprintf_r+0x1c0>
80004866:	0f 89       	ld.ub	r9,r7[0x0]
80004868:	f2 c8 00 30 	sub	r8,r9,48
8000486c:	58 98       	cp.w	r8,9
8000486e:	e0 8b 00 1d 	brhi	800048a8 <_vfprintf_r+0x24c>
80004872:	ee c8 ff ff 	sub	r8,r7,-1
80004876:	30 0b       	mov	r11,0
80004878:	23 09       	sub	r9,48
8000487a:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000487e:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80004882:	11 39       	ld.ub	r9,r8++
80004884:	f2 ca 00 30 	sub	r10,r9,48
80004888:	58 9a       	cp.w	r10,9
8000488a:	fe 98 ff f7 	brls	80004878 <_vfprintf_r+0x21c>
8000488e:	e0 49 00 24 	cp.w	r9,36
80004892:	cc 31       	brne	80004818 <_vfprintf_r+0x1bc>
80004894:	e0 4b 00 20 	cp.w	r11,32
80004898:	e0 89 0e 60 	brgt	80006558 <_vfprintf_r+0x1efc>
8000489c:	20 1b       	sub	r11,1
8000489e:	fa f9 06 b4 	ld.w	r9,sp[1716]
800048a2:	12 3b       	cp.w	r11,r9
800048a4:	c0 95       	brlt	800048b6 <_vfprintf_r+0x25a>
800048a6:	c1 08       	rjmp	800048c6 <_vfprintf_r+0x26a>
800048a8:	fa f9 06 b4 	ld.w	r9,sp[1716]
800048ac:	ec ca ff ff 	sub	r10,r6,-1
800048b0:	12 36       	cp.w	r6,r9
800048b2:	c1 f5       	brlt	800048f0 <_vfprintf_r+0x294>
800048b4:	c2 68       	rjmp	80004900 <_vfprintf_r+0x2a4>
800048b6:	fa ce f9 44 	sub	lr,sp,-1724
800048ba:	10 97       	mov	r7,r8
800048bc:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
800048c0:	f6 f0 fd 88 	ld.w	r0,r11[-632]
800048c4:	c3 58       	rjmp	8000492e <_vfprintf_r+0x2d2>
800048c6:	10 97       	mov	r7,r8
800048c8:	fa c8 f9 50 	sub	r8,sp,-1712
800048cc:	1a d8       	st.w	--sp,r8
800048ce:	fa c8 fa b8 	sub	r8,sp,-1352
800048d2:	1a d8       	st.w	--sp,r8
800048d4:	fa c8 fb b4 	sub	r8,sp,-1100
800048d8:	02 9a       	mov	r10,r1
800048da:	1a d8       	st.w	--sp,r8
800048dc:	04 9c       	mov	r12,r2
800048de:	fa c8 f9 40 	sub	r8,sp,-1728
800048e2:	fa c9 ff b4 	sub	r9,sp,-76
800048e6:	fe b0 fd 25 	rcall	80004330 <get_arg>
800048ea:	2f dd       	sub	sp,-12
800048ec:	78 00       	ld.w	r0,r12[0x0]
800048ee:	c2 08       	rjmp	8000492e <_vfprintf_r+0x2d2>
800048f0:	fa cc f9 44 	sub	r12,sp,-1724
800048f4:	14 96       	mov	r6,r10
800048f6:	f8 03 00 38 	add	r8,r12,r3<<0x3
800048fa:	f0 f0 fd 88 	ld.w	r0,r8[-632]
800048fe:	c1 88       	rjmp	8000492e <_vfprintf_r+0x2d2>
80004900:	41 08       	lddsp	r8,sp[0x40]
80004902:	59 f9       	cp.w	r9,31
80004904:	e0 89 00 11 	brgt	80004926 <_vfprintf_r+0x2ca>
80004908:	f0 cb ff fc 	sub	r11,r8,-4
8000490c:	51 0b       	stdsp	sp[0x40],r11
8000490e:	70 00       	ld.w	r0,r8[0x0]
80004910:	fa cb f9 44 	sub	r11,sp,-1724
80004914:	f6 09 00 38 	add	r8,r11,r9<<0x3
80004918:	f1 40 fd 88 	st.w	r8[-632],r0
8000491c:	2f f9       	sub	r9,-1
8000491e:	14 96       	mov	r6,r10
80004920:	fb 49 06 b4 	st.w	sp[1716],r9
80004924:	c0 58       	rjmp	8000492e <_vfprintf_r+0x2d2>
80004926:	70 00       	ld.w	r0,r8[0x0]
80004928:	14 96       	mov	r6,r10
8000492a:	2f c8       	sub	r8,-4
8000492c:	51 08       	stdsp	sp[0x40],r8
8000492e:	58 00       	cp.w	r0,0
80004930:	fe 94 ff 76 	brge	8000481c <_vfprintf_r+0x1c0>
80004934:	5c 30       	neg	r0
80004936:	a3 a5       	sbr	r5,0x2
80004938:	c7 2b       	rjmp	8000481c <_vfprintf_r+0x1c0>
8000493a:	32 b8       	mov	r8,43
8000493c:	fb 68 06 bb 	st.b	sp[1723],r8
80004940:	c6 eb       	rjmp	8000481c <_vfprintf_r+0x1c0>
80004942:	0f 38       	ld.ub	r8,r7++
80004944:	e0 48 00 2a 	cp.w	r8,42
80004948:	c0 30       	breq	8000494e <_vfprintf_r+0x2f2>
8000494a:	30 09       	mov	r9,0
8000494c:	c7 98       	rjmp	80004a3e <_vfprintf_r+0x3e2>
8000494e:	0f 88       	ld.ub	r8,r7[0x0]
80004950:	f0 c9 00 30 	sub	r9,r8,48
80004954:	58 99       	cp.w	r9,9
80004956:	e0 8b 00 1f 	brhi	80004994 <_vfprintf_r+0x338>
8000495a:	ee c4 ff ff 	sub	r4,r7,-1
8000495e:	30 0b       	mov	r11,0
80004960:	23 08       	sub	r8,48
80004962:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80004966:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
8000496a:	09 38       	ld.ub	r8,r4++
8000496c:	f0 c9 00 30 	sub	r9,r8,48
80004970:	58 99       	cp.w	r9,9
80004972:	fe 98 ff f7 	brls	80004960 <_vfprintf_r+0x304>
80004976:	e0 48 00 24 	cp.w	r8,36
8000497a:	fe 91 ff 4f 	brne	80004818 <_vfprintf_r+0x1bc>
8000497e:	e0 4b 00 20 	cp.w	r11,32
80004982:	e0 89 0d eb 	brgt	80006558 <_vfprintf_r+0x1efc>
80004986:	20 1b       	sub	r11,1
80004988:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000498c:	10 3b       	cp.w	r11,r8
8000498e:	c0 a5       	brlt	800049a2 <_vfprintf_r+0x346>
80004990:	c1 18       	rjmp	800049b2 <_vfprintf_r+0x356>
80004992:	d7 03       	nop
80004994:	fa fa 06 b4 	ld.w	r10,sp[1716]
80004998:	ec c9 ff ff 	sub	r9,r6,-1
8000499c:	14 36       	cp.w	r6,r10
8000499e:	c1 f5       	brlt	800049dc <_vfprintf_r+0x380>
800049a0:	c2 88       	rjmp	800049f0 <_vfprintf_r+0x394>
800049a2:	fa ca f9 44 	sub	r10,sp,-1724
800049a6:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
800049aa:	f6 fb fd 88 	ld.w	r11,r11[-632]
800049ae:	50 2b       	stdsp	sp[0x8],r11
800049b0:	c3 c8       	rjmp	80004a28 <_vfprintf_r+0x3cc>
800049b2:	fa c8 f9 50 	sub	r8,sp,-1712
800049b6:	1a d8       	st.w	--sp,r8
800049b8:	fa c8 fa b8 	sub	r8,sp,-1352
800049bc:	1a d8       	st.w	--sp,r8
800049be:	fa c8 fb b4 	sub	r8,sp,-1100
800049c2:	02 9a       	mov	r10,r1
800049c4:	1a d8       	st.w	--sp,r8
800049c6:	04 9c       	mov	r12,r2
800049c8:	fa c8 f9 40 	sub	r8,sp,-1728
800049cc:	fa c9 ff b4 	sub	r9,sp,-76
800049d0:	fe b0 fc b0 	rcall	80004330 <get_arg>
800049d4:	2f dd       	sub	sp,-12
800049d6:	78 0c       	ld.w	r12,r12[0x0]
800049d8:	50 2c       	stdsp	sp[0x8],r12
800049da:	c2 78       	rjmp	80004a28 <_vfprintf_r+0x3cc>
800049dc:	12 96       	mov	r6,r9
800049de:	0e 94       	mov	r4,r7
800049e0:	fa c9 f9 44 	sub	r9,sp,-1724
800049e4:	f2 03 00 38 	add	r8,r9,r3<<0x3
800049e8:	f0 f8 fd 88 	ld.w	r8,r8[-632]
800049ec:	50 28       	stdsp	sp[0x8],r8
800049ee:	c1 d8       	rjmp	80004a28 <_vfprintf_r+0x3cc>
800049f0:	41 08       	lddsp	r8,sp[0x40]
800049f2:	59 fa       	cp.w	r10,31
800049f4:	e0 89 00 14 	brgt	80004a1c <_vfprintf_r+0x3c0>
800049f8:	f0 cb ff fc 	sub	r11,r8,-4
800049fc:	70 08       	ld.w	r8,r8[0x0]
800049fe:	51 0b       	stdsp	sp[0x40],r11
80004a00:	50 28       	stdsp	sp[0x8],r8
80004a02:	fa c6 f9 44 	sub	r6,sp,-1724
80004a06:	40 2e       	lddsp	lr,sp[0x8]
80004a08:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80004a0c:	f1 4e fd 88 	st.w	r8[-632],lr
80004a10:	2f fa       	sub	r10,-1
80004a12:	0e 94       	mov	r4,r7
80004a14:	fb 4a 06 b4 	st.w	sp[1716],r10
80004a18:	12 96       	mov	r6,r9
80004a1a:	c0 78       	rjmp	80004a28 <_vfprintf_r+0x3cc>
80004a1c:	70 0c       	ld.w	r12,r8[0x0]
80004a1e:	0e 94       	mov	r4,r7
80004a20:	2f c8       	sub	r8,-4
80004a22:	50 2c       	stdsp	sp[0x8],r12
80004a24:	12 96       	mov	r6,r9
80004a26:	51 08       	stdsp	sp[0x40],r8
80004a28:	40 2b       	lddsp	r11,sp[0x8]
80004a2a:	58 0b       	cp.w	r11,0
80004a2c:	fe 95 fe f2 	brlt	80004810 <_vfprintf_r+0x1b4>
80004a30:	08 97       	mov	r7,r4
80004a32:	cf 5a       	rjmp	8000481c <_vfprintf_r+0x1c0>
80004a34:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004a38:	0f 38       	ld.ub	r8,r7++
80004a3a:	f4 09 00 19 	add	r9,r10,r9<<0x1
80004a3e:	f0 ca 00 30 	sub	r10,r8,48
80004a42:	58 9a       	cp.w	r10,9
80004a44:	fe 98 ff f8 	brls	80004a34 <_vfprintf_r+0x3d8>
80004a48:	3f fa       	mov	r10,-1
80004a4a:	f2 0a 0c 49 	max	r9,r9,r10
80004a4e:	50 29       	stdsp	sp[0x8],r9
80004a50:	ce 9a       	rjmp	80004822 <_vfprintf_r+0x1c6>
80004a52:	a7 b5       	sbr	r5,0x7
80004a54:	ce 4a       	rjmp	8000481c <_vfprintf_r+0x1c0>
80004a56:	30 09       	mov	r9,0
80004a58:	23 08       	sub	r8,48
80004a5a:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004a5e:	f0 09 00 19 	add	r9,r8,r9<<0x1
80004a62:	0f 38       	ld.ub	r8,r7++
80004a64:	f0 ca 00 30 	sub	r10,r8,48
80004a68:	58 9a       	cp.w	r10,9
80004a6a:	fe 98 ff f7 	brls	80004a58 <_vfprintf_r+0x3fc>
80004a6e:	e0 48 00 24 	cp.w	r8,36
80004a72:	fe 91 fe d7 	brne	80004820 <_vfprintf_r+0x1c4>
80004a76:	e0 49 00 20 	cp.w	r9,32
80004a7a:	e0 89 0d 6f 	brgt	80006558 <_vfprintf_r+0x1efc>
80004a7e:	f2 c3 00 01 	sub	r3,r9,1
80004a82:	30 19       	mov	r9,1
80004a84:	50 39       	stdsp	sp[0xc],r9
80004a86:	cc ba       	rjmp	8000481c <_vfprintf_r+0x1c0>
80004a88:	a3 b5       	sbr	r5,0x3
80004a8a:	cc 9a       	rjmp	8000481c <_vfprintf_r+0x1c0>
80004a8c:	a7 a5       	sbr	r5,0x6
80004a8e:	cc 7a       	rjmp	8000481c <_vfprintf_r+0x1c0>
80004a90:	0a 98       	mov	r8,r5
80004a92:	a5 b5       	sbr	r5,0x5
80004a94:	a5 a8       	sbr	r8,0x4
80004a96:	0f 89       	ld.ub	r9,r7[0x0]
80004a98:	36 ce       	mov	lr,108
80004a9a:	fc 09 18 00 	cp.b	r9,lr
80004a9e:	f7 b7 00 ff 	subeq	r7,-1
80004aa2:	f0 05 17 10 	movne	r5,r8
80004aa6:	cb ba       	rjmp	8000481c <_vfprintf_r+0x1c0>
80004aa8:	a5 b5       	sbr	r5,0x5
80004aaa:	cb 9a       	rjmp	8000481c <_vfprintf_r+0x1c0>
80004aac:	50 a7       	stdsp	sp[0x28],r7
80004aae:	50 80       	stdsp	sp[0x20],r0
80004ab0:	0c 97       	mov	r7,r6
80004ab2:	10 90       	mov	r0,r8
80004ab4:	06 96       	mov	r6,r3
80004ab6:	04 94       	mov	r4,r2
80004ab8:	40 93       	lddsp	r3,sp[0x24]
80004aba:	02 92       	mov	r2,r1
80004abc:	0e 99       	mov	r9,r7
80004abe:	40 41       	lddsp	r1,sp[0x10]
80004ac0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004ac4:	40 3c       	lddsp	r12,sp[0xc]
80004ac6:	58 0c       	cp.w	r12,0
80004ac8:	c1 d0       	breq	80004b02 <_vfprintf_r+0x4a6>
80004aca:	10 36       	cp.w	r6,r8
80004acc:	c0 64       	brge	80004ad8 <_vfprintf_r+0x47c>
80004ace:	fa cb f9 44 	sub	r11,sp,-1724
80004ad2:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004ad6:	c1 d8       	rjmp	80004b10 <_vfprintf_r+0x4b4>
80004ad8:	fa c8 f9 50 	sub	r8,sp,-1712
80004adc:	1a d8       	st.w	--sp,r8
80004ade:	fa c8 fa b8 	sub	r8,sp,-1352
80004ae2:	1a d8       	st.w	--sp,r8
80004ae4:	fa c8 fb b4 	sub	r8,sp,-1100
80004ae8:	1a d8       	st.w	--sp,r8
80004aea:	fa c8 f9 40 	sub	r8,sp,-1728
80004aee:	fa c9 ff b4 	sub	r9,sp,-76
80004af2:	04 9a       	mov	r10,r2
80004af4:	0c 9b       	mov	r11,r6
80004af6:	08 9c       	mov	r12,r4
80004af8:	fe b0 fc 1c 	rcall	80004330 <get_arg>
80004afc:	2f dd       	sub	sp,-12
80004afe:	19 b8       	ld.ub	r8,r12[0x3]
80004b00:	c2 28       	rjmp	80004b44 <_vfprintf_r+0x4e8>
80004b02:	2f f7       	sub	r7,-1
80004b04:	10 39       	cp.w	r9,r8
80004b06:	c0 84       	brge	80004b16 <_vfprintf_r+0x4ba>
80004b08:	fa ca f9 44 	sub	r10,sp,-1724
80004b0c:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004b10:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80004b14:	c1 88       	rjmp	80004b44 <_vfprintf_r+0x4e8>
80004b16:	41 09       	lddsp	r9,sp[0x40]
80004b18:	59 f8       	cp.w	r8,31
80004b1a:	e0 89 00 12 	brgt	80004b3e <_vfprintf_r+0x4e2>
80004b1e:	f2 ca ff fc 	sub	r10,r9,-4
80004b22:	51 0a       	stdsp	sp[0x40],r10
80004b24:	72 09       	ld.w	r9,r9[0x0]
80004b26:	fa c6 f9 44 	sub	r6,sp,-1724
80004b2a:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80004b2e:	2f f8       	sub	r8,-1
80004b30:	f5 49 fd 88 	st.w	r10[-632],r9
80004b34:	fb 48 06 b4 	st.w	sp[1716],r8
80004b38:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80004b3c:	c0 48       	rjmp	80004b44 <_vfprintf_r+0x4e8>
80004b3e:	13 b8       	ld.ub	r8,r9[0x3]
80004b40:	2f c9       	sub	r9,-4
80004b42:	51 09       	stdsp	sp[0x40],r9
80004b44:	fb 68 06 60 	st.b	sp[1632],r8
80004b48:	30 0e       	mov	lr,0
80004b4a:	30 08       	mov	r8,0
80004b4c:	30 12       	mov	r2,1
80004b4e:	fb 68 06 bb 	st.b	sp[1723],r8
80004b52:	50 2e       	stdsp	sp[0x8],lr
80004b54:	e0 8f 08 ad 	bral	80005cae <_vfprintf_r+0x1652>
80004b58:	50 a7       	stdsp	sp[0x28],r7
80004b5a:	50 80       	stdsp	sp[0x20],r0
80004b5c:	0c 97       	mov	r7,r6
80004b5e:	04 94       	mov	r4,r2
80004b60:	06 96       	mov	r6,r3
80004b62:	02 92       	mov	r2,r1
80004b64:	40 93       	lddsp	r3,sp[0x24]
80004b66:	10 90       	mov	r0,r8
80004b68:	40 41       	lddsp	r1,sp[0x10]
80004b6a:	a5 a5       	sbr	r5,0x4
80004b6c:	c0 a8       	rjmp	80004b80 <_vfprintf_r+0x524>
80004b6e:	50 a7       	stdsp	sp[0x28],r7
80004b70:	50 80       	stdsp	sp[0x20],r0
80004b72:	0c 97       	mov	r7,r6
80004b74:	04 94       	mov	r4,r2
80004b76:	06 96       	mov	r6,r3
80004b78:	02 92       	mov	r2,r1
80004b7a:	40 93       	lddsp	r3,sp[0x24]
80004b7c:	10 90       	mov	r0,r8
80004b7e:	40 41       	lddsp	r1,sp[0x10]
80004b80:	ed b5 00 05 	bld	r5,0x5
80004b84:	c5 11       	brne	80004c26 <_vfprintf_r+0x5ca>
80004b86:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004b8a:	40 3c       	lddsp	r12,sp[0xc]
80004b8c:	58 0c       	cp.w	r12,0
80004b8e:	c1 e0       	breq	80004bca <_vfprintf_r+0x56e>
80004b90:	10 36       	cp.w	r6,r8
80004b92:	c0 64       	brge	80004b9e <_vfprintf_r+0x542>
80004b94:	fa cb f9 44 	sub	r11,sp,-1724
80004b98:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004b9c:	c2 08       	rjmp	80004bdc <_vfprintf_r+0x580>
80004b9e:	fa c8 f9 50 	sub	r8,sp,-1712
80004ba2:	1a d8       	st.w	--sp,r8
80004ba4:	fa c8 fa b8 	sub	r8,sp,-1352
80004ba8:	0c 9b       	mov	r11,r6
80004baa:	1a d8       	st.w	--sp,r8
80004bac:	fa c8 fb b4 	sub	r8,sp,-1100
80004bb0:	1a d8       	st.w	--sp,r8
80004bb2:	fa c9 ff b4 	sub	r9,sp,-76
80004bb6:	fa c8 f9 40 	sub	r8,sp,-1728
80004bba:	04 9a       	mov	r10,r2
80004bbc:	08 9c       	mov	r12,r4
80004bbe:	fe b0 fb b9 	rcall	80004330 <get_arg>
80004bc2:	2f dd       	sub	sp,-12
80004bc4:	78 1b       	ld.w	r11,r12[0x4]
80004bc6:	78 09       	ld.w	r9,r12[0x0]
80004bc8:	c2 b8       	rjmp	80004c1e <_vfprintf_r+0x5c2>
80004bca:	ee ca ff ff 	sub	r10,r7,-1
80004bce:	10 37       	cp.w	r7,r8
80004bd0:	c0 b4       	brge	80004be6 <_vfprintf_r+0x58a>
80004bd2:	fa c9 f9 44 	sub	r9,sp,-1724
80004bd6:	14 97       	mov	r7,r10
80004bd8:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004bdc:	ec fb fd 8c 	ld.w	r11,r6[-628]
80004be0:	ec f9 fd 88 	ld.w	r9,r6[-632]
80004be4:	c1 d8       	rjmp	80004c1e <_vfprintf_r+0x5c2>
80004be6:	41 09       	lddsp	r9,sp[0x40]
80004be8:	59 f8       	cp.w	r8,31
80004bea:	e0 89 00 14 	brgt	80004c12 <_vfprintf_r+0x5b6>
80004bee:	f2 cb ff f8 	sub	r11,r9,-8
80004bf2:	51 0b       	stdsp	sp[0x40],r11
80004bf4:	fa c6 f9 44 	sub	r6,sp,-1724
80004bf8:	72 1b       	ld.w	r11,r9[0x4]
80004bfa:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80004bfe:	72 09       	ld.w	r9,r9[0x0]
80004c00:	f9 4b fd 8c 	st.w	r12[-628],r11
80004c04:	f9 49 fd 88 	st.w	r12[-632],r9
80004c08:	2f f8       	sub	r8,-1
80004c0a:	14 97       	mov	r7,r10
80004c0c:	fb 48 06 b4 	st.w	sp[1716],r8
80004c10:	c0 78       	rjmp	80004c1e <_vfprintf_r+0x5c2>
80004c12:	f2 c8 ff f8 	sub	r8,r9,-8
80004c16:	72 1b       	ld.w	r11,r9[0x4]
80004c18:	14 97       	mov	r7,r10
80004c1a:	51 08       	stdsp	sp[0x40],r8
80004c1c:	72 09       	ld.w	r9,r9[0x0]
80004c1e:	16 98       	mov	r8,r11
80004c20:	fa e9 00 00 	st.d	sp[0],r8
80004c24:	ca e8       	rjmp	80004d80 <_vfprintf_r+0x724>
80004c26:	ed b5 00 04 	bld	r5,0x4
80004c2a:	c1 71       	brne	80004c58 <_vfprintf_r+0x5fc>
80004c2c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004c30:	40 3e       	lddsp	lr,sp[0xc]
80004c32:	58 0e       	cp.w	lr,0
80004c34:	c0 80       	breq	80004c44 <_vfprintf_r+0x5e8>
80004c36:	10 36       	cp.w	r6,r8
80004c38:	c6 94       	brge	80004d0a <_vfprintf_r+0x6ae>
80004c3a:	fa cc f9 44 	sub	r12,sp,-1724
80004c3e:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004c42:	c8 28       	rjmp	80004d46 <_vfprintf_r+0x6ea>
80004c44:	ee ca ff ff 	sub	r10,r7,-1
80004c48:	10 37       	cp.w	r7,r8
80004c4a:	e0 84 00 81 	brge	80004d4c <_vfprintf_r+0x6f0>
80004c4e:	fa cb f9 44 	sub	r11,sp,-1724
80004c52:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004c56:	c7 78       	rjmp	80004d44 <_vfprintf_r+0x6e8>
80004c58:	ed b5 00 06 	bld	r5,0x6
80004c5c:	c4 b1       	brne	80004cf2 <_vfprintf_r+0x696>
80004c5e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004c62:	40 3c       	lddsp	r12,sp[0xc]
80004c64:	58 0c       	cp.w	r12,0
80004c66:	c1 d0       	breq	80004ca0 <_vfprintf_r+0x644>
80004c68:	10 36       	cp.w	r6,r8
80004c6a:	c0 64       	brge	80004c76 <_vfprintf_r+0x61a>
80004c6c:	fa cb f9 44 	sub	r11,sp,-1724
80004c70:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004c74:	c1 f8       	rjmp	80004cb2 <_vfprintf_r+0x656>
80004c76:	fa c8 f9 50 	sub	r8,sp,-1712
80004c7a:	1a d8       	st.w	--sp,r8
80004c7c:	fa c8 fa b8 	sub	r8,sp,-1352
80004c80:	1a d8       	st.w	--sp,r8
80004c82:	fa c8 fb b4 	sub	r8,sp,-1100
80004c86:	1a d8       	st.w	--sp,r8
80004c88:	fa c8 f9 40 	sub	r8,sp,-1728
80004c8c:	fa c9 ff b4 	sub	r9,sp,-76
80004c90:	04 9a       	mov	r10,r2
80004c92:	0c 9b       	mov	r11,r6
80004c94:	08 9c       	mov	r12,r4
80004c96:	fe b0 fb 4d 	rcall	80004330 <get_arg>
80004c9a:	2f dd       	sub	sp,-12
80004c9c:	98 18       	ld.sh	r8,r12[0x2]
80004c9e:	c2 68       	rjmp	80004cea <_vfprintf_r+0x68e>
80004ca0:	ee ca ff ff 	sub	r10,r7,-1
80004ca4:	10 37       	cp.w	r7,r8
80004ca6:	c0 94       	brge	80004cb8 <_vfprintf_r+0x65c>
80004ca8:	fa c9 f9 44 	sub	r9,sp,-1724
80004cac:	14 97       	mov	r7,r10
80004cae:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004cb2:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80004cb6:	c1 a8       	rjmp	80004cea <_vfprintf_r+0x68e>
80004cb8:	41 09       	lddsp	r9,sp[0x40]
80004cba:	59 f8       	cp.w	r8,31
80004cbc:	e0 89 00 13 	brgt	80004ce2 <_vfprintf_r+0x686>
80004cc0:	f2 cb ff fc 	sub	r11,r9,-4
80004cc4:	51 0b       	stdsp	sp[0x40],r11
80004cc6:	72 09       	ld.w	r9,r9[0x0]
80004cc8:	fa c6 f9 44 	sub	r6,sp,-1724
80004ccc:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80004cd0:	2f f8       	sub	r8,-1
80004cd2:	f7 49 fd 88 	st.w	r11[-632],r9
80004cd6:	fb 48 06 b4 	st.w	sp[1716],r8
80004cda:	14 97       	mov	r7,r10
80004cdc:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80004ce0:	c0 58       	rjmp	80004cea <_vfprintf_r+0x68e>
80004ce2:	92 18       	ld.sh	r8,r9[0x2]
80004ce4:	14 97       	mov	r7,r10
80004ce6:	2f c9       	sub	r9,-4
80004ce8:	51 09       	stdsp	sp[0x40],r9
80004cea:	50 18       	stdsp	sp[0x4],r8
80004cec:	bf 58       	asr	r8,0x1f
80004cee:	50 08       	stdsp	sp[0x0],r8
80004cf0:	c4 88       	rjmp	80004d80 <_vfprintf_r+0x724>
80004cf2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004cf6:	40 3c       	lddsp	r12,sp[0xc]
80004cf8:	58 0c       	cp.w	r12,0
80004cfa:	c1 d0       	breq	80004d34 <_vfprintf_r+0x6d8>
80004cfc:	10 36       	cp.w	r6,r8
80004cfe:	c0 64       	brge	80004d0a <_vfprintf_r+0x6ae>
80004d00:	fa cb f9 44 	sub	r11,sp,-1724
80004d04:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004d08:	c1 f8       	rjmp	80004d46 <_vfprintf_r+0x6ea>
80004d0a:	fa c8 f9 50 	sub	r8,sp,-1712
80004d0e:	1a d8       	st.w	--sp,r8
80004d10:	fa c8 fa b8 	sub	r8,sp,-1352
80004d14:	0c 9b       	mov	r11,r6
80004d16:	1a d8       	st.w	--sp,r8
80004d18:	fa c8 fb b4 	sub	r8,sp,-1100
80004d1c:	04 9a       	mov	r10,r2
80004d1e:	1a d8       	st.w	--sp,r8
80004d20:	08 9c       	mov	r12,r4
80004d22:	fa c8 f9 40 	sub	r8,sp,-1728
80004d26:	fa c9 ff b4 	sub	r9,sp,-76
80004d2a:	fe b0 fb 03 	rcall	80004330 <get_arg>
80004d2e:	2f dd       	sub	sp,-12
80004d30:	78 0b       	ld.w	r11,r12[0x0]
80004d32:	c2 48       	rjmp	80004d7a <_vfprintf_r+0x71e>
80004d34:	ee ca ff ff 	sub	r10,r7,-1
80004d38:	10 37       	cp.w	r7,r8
80004d3a:	c0 94       	brge	80004d4c <_vfprintf_r+0x6f0>
80004d3c:	fa c9 f9 44 	sub	r9,sp,-1724
80004d40:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004d44:	14 97       	mov	r7,r10
80004d46:	ec fb fd 88 	ld.w	r11,r6[-632]
80004d4a:	c1 88       	rjmp	80004d7a <_vfprintf_r+0x71e>
80004d4c:	41 09       	lddsp	r9,sp[0x40]
80004d4e:	59 f8       	cp.w	r8,31
80004d50:	e0 89 00 11 	brgt	80004d72 <_vfprintf_r+0x716>
80004d54:	f2 cb ff fc 	sub	r11,r9,-4
80004d58:	51 0b       	stdsp	sp[0x40],r11
80004d5a:	fa c6 f9 44 	sub	r6,sp,-1724
80004d5e:	72 0b       	ld.w	r11,r9[0x0]
80004d60:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004d64:	f3 4b fd 88 	st.w	r9[-632],r11
80004d68:	2f f8       	sub	r8,-1
80004d6a:	14 97       	mov	r7,r10
80004d6c:	fb 48 06 b4 	st.w	sp[1716],r8
80004d70:	c0 58       	rjmp	80004d7a <_vfprintf_r+0x71e>
80004d72:	72 0b       	ld.w	r11,r9[0x0]
80004d74:	14 97       	mov	r7,r10
80004d76:	2f c9       	sub	r9,-4
80004d78:	51 09       	stdsp	sp[0x40],r9
80004d7a:	50 1b       	stdsp	sp[0x4],r11
80004d7c:	bf 5b       	asr	r11,0x1f
80004d7e:	50 0b       	stdsp	sp[0x0],r11
80004d80:	fa ea 00 00 	ld.d	r10,sp[0]
80004d84:	58 0a       	cp.w	r10,0
80004d86:	5c 2b       	cpc	r11
80004d88:	c0 e4       	brge	80004da4 <_vfprintf_r+0x748>
80004d8a:	30 08       	mov	r8,0
80004d8c:	fa ea 00 00 	ld.d	r10,sp[0]
80004d90:	30 09       	mov	r9,0
80004d92:	f0 0a 01 0a 	sub	r10,r8,r10
80004d96:	f2 0b 01 4b 	sbc	r11,r9,r11
80004d9a:	32 d8       	mov	r8,45
80004d9c:	fa eb 00 00 	st.d	sp[0],r10
80004da0:	fb 68 06 bb 	st.b	sp[1723],r8
80004da4:	30 18       	mov	r8,1
80004da6:	e0 8f 06 fa 	bral	80005b9a <_vfprintf_r+0x153e>
80004daa:	50 a7       	stdsp	sp[0x28],r7
80004dac:	50 80       	stdsp	sp[0x20],r0
80004dae:	0c 97       	mov	r7,r6
80004db0:	04 94       	mov	r4,r2
80004db2:	06 96       	mov	r6,r3
80004db4:	02 92       	mov	r2,r1
80004db6:	40 93       	lddsp	r3,sp[0x24]
80004db8:	10 90       	mov	r0,r8
80004dba:	40 41       	lddsp	r1,sp[0x10]
80004dbc:	0e 99       	mov	r9,r7
80004dbe:	ed b5 00 03 	bld	r5,0x3
80004dc2:	c4 11       	brne	80004e44 <_vfprintf_r+0x7e8>
80004dc4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004dc8:	40 3a       	lddsp	r10,sp[0xc]
80004dca:	58 0a       	cp.w	r10,0
80004dcc:	c1 90       	breq	80004dfe <_vfprintf_r+0x7a2>
80004dce:	10 36       	cp.w	r6,r8
80004dd0:	c6 45       	brlt	80004e98 <_vfprintf_r+0x83c>
80004dd2:	fa c8 f9 50 	sub	r8,sp,-1712
80004dd6:	1a d8       	st.w	--sp,r8
80004dd8:	fa c8 fa b8 	sub	r8,sp,-1352
80004ddc:	1a d8       	st.w	--sp,r8
80004dde:	fa c8 fb b4 	sub	r8,sp,-1100
80004de2:	0c 9b       	mov	r11,r6
80004de4:	1a d8       	st.w	--sp,r8
80004de6:	04 9a       	mov	r10,r2
80004de8:	fa c8 f9 40 	sub	r8,sp,-1728
80004dec:	fa c9 ff b4 	sub	r9,sp,-76
80004df0:	08 9c       	mov	r12,r4
80004df2:	fe b0 fa 9f 	rcall	80004330 <get_arg>
80004df6:	2f dd       	sub	sp,-12
80004df8:	78 16       	ld.w	r6,r12[0x4]
80004dfa:	50 76       	stdsp	sp[0x1c],r6
80004dfc:	c4 88       	rjmp	80004e8c <_vfprintf_r+0x830>
80004dfe:	2f f7       	sub	r7,-1
80004e00:	10 39       	cp.w	r9,r8
80004e02:	c0 c4       	brge	80004e1a <_vfprintf_r+0x7be>
80004e04:	fa ce f9 44 	sub	lr,sp,-1724
80004e08:	fc 06 00 36 	add	r6,lr,r6<<0x3
80004e0c:	ec fc fd 8c 	ld.w	r12,r6[-628]
80004e10:	50 7c       	stdsp	sp[0x1c],r12
80004e12:	ec f6 fd 88 	ld.w	r6,r6[-632]
80004e16:	50 56       	stdsp	sp[0x14],r6
80004e18:	c6 68       	rjmp	80004ee4 <_vfprintf_r+0x888>
80004e1a:	41 09       	lddsp	r9,sp[0x40]
80004e1c:	59 f8       	cp.w	r8,31
80004e1e:	e0 89 00 10 	brgt	80004e3e <_vfprintf_r+0x7e2>
80004e22:	f2 ca ff f8 	sub	r10,r9,-8
80004e26:	72 1b       	ld.w	r11,r9[0x4]
80004e28:	51 0a       	stdsp	sp[0x40],r10
80004e2a:	72 09       	ld.w	r9,r9[0x0]
80004e2c:	fa ca f9 44 	sub	r10,sp,-1724
80004e30:	50 7b       	stdsp	sp[0x1c],r11
80004e32:	50 59       	stdsp	sp[0x14],r9
80004e34:	f4 08 00 39 	add	r9,r10,r8<<0x3
80004e38:	40 5b       	lddsp	r11,sp[0x14]
80004e3a:	40 7a       	lddsp	r10,sp[0x1c]
80004e3c:	c4 78       	rjmp	80004eca <_vfprintf_r+0x86e>
80004e3e:	72 18       	ld.w	r8,r9[0x4]
80004e40:	50 78       	stdsp	sp[0x1c],r8
80004e42:	c4 c8       	rjmp	80004eda <_vfprintf_r+0x87e>
80004e44:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004e48:	40 3e       	lddsp	lr,sp[0xc]
80004e4a:	58 0e       	cp.w	lr,0
80004e4c:	c2 30       	breq	80004e92 <_vfprintf_r+0x836>
80004e4e:	10 36       	cp.w	r6,r8
80004e50:	c0 94       	brge	80004e62 <_vfprintf_r+0x806>
80004e52:	fa cc f9 44 	sub	r12,sp,-1724
80004e56:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004e5a:	ec fb fd 8c 	ld.w	r11,r6[-628]
80004e5e:	50 7b       	stdsp	sp[0x1c],r11
80004e60:	cd 9b       	rjmp	80004e12 <_vfprintf_r+0x7b6>
80004e62:	fa c8 f9 50 	sub	r8,sp,-1712
80004e66:	1a d8       	st.w	--sp,r8
80004e68:	fa c8 fa b8 	sub	r8,sp,-1352
80004e6c:	04 9a       	mov	r10,r2
80004e6e:	1a d8       	st.w	--sp,r8
80004e70:	fa c8 fb b4 	sub	r8,sp,-1100
80004e74:	0c 9b       	mov	r11,r6
80004e76:	1a d8       	st.w	--sp,r8
80004e78:	08 9c       	mov	r12,r4
80004e7a:	fa c8 f9 40 	sub	r8,sp,-1728
80004e7e:	fa c9 ff b4 	sub	r9,sp,-76
80004e82:	fe b0 fa 57 	rcall	80004330 <get_arg>
80004e86:	2f dd       	sub	sp,-12
80004e88:	78 1a       	ld.w	r10,r12[0x4]
80004e8a:	50 7a       	stdsp	sp[0x1c],r10
80004e8c:	78 0c       	ld.w	r12,r12[0x0]
80004e8e:	50 5c       	stdsp	sp[0x14],r12
80004e90:	c2 a8       	rjmp	80004ee4 <_vfprintf_r+0x888>
80004e92:	2f f7       	sub	r7,-1
80004e94:	10 39       	cp.w	r9,r8
80004e96:	c0 94       	brge	80004ea8 <_vfprintf_r+0x84c>
80004e98:	fa c9 f9 44 	sub	r9,sp,-1724
80004e9c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004ea0:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80004ea4:	50 78       	stdsp	sp[0x1c],r8
80004ea6:	cb 6b       	rjmp	80004e12 <_vfprintf_r+0x7b6>
80004ea8:	41 09       	lddsp	r9,sp[0x40]
80004eaa:	59 f8       	cp.w	r8,31
80004eac:	e0 89 00 15 	brgt	80004ed6 <_vfprintf_r+0x87a>
80004eb0:	f2 ca ff f8 	sub	r10,r9,-8
80004eb4:	72 16       	ld.w	r6,r9[0x4]
80004eb6:	72 09       	ld.w	r9,r9[0x0]
80004eb8:	51 0a       	stdsp	sp[0x40],r10
80004eba:	50 59       	stdsp	sp[0x14],r9
80004ebc:	fa ce f9 44 	sub	lr,sp,-1724
80004ec0:	50 76       	stdsp	sp[0x1c],r6
80004ec2:	fc 08 00 39 	add	r9,lr,r8<<0x3
80004ec6:	40 5b       	lddsp	r11,sp[0x14]
80004ec8:	0c 9a       	mov	r10,r6
80004eca:	f2 eb fd 88 	st.d	r9[-632],r10
80004ece:	2f f8       	sub	r8,-1
80004ed0:	fb 48 06 b4 	st.w	sp[1716],r8
80004ed4:	c0 88       	rjmp	80004ee4 <_vfprintf_r+0x888>
80004ed6:	72 1c       	ld.w	r12,r9[0x4]
80004ed8:	50 7c       	stdsp	sp[0x1c],r12
80004eda:	f2 c8 ff f8 	sub	r8,r9,-8
80004ede:	51 08       	stdsp	sp[0x40],r8
80004ee0:	72 09       	ld.w	r9,r9[0x0]
80004ee2:	50 59       	stdsp	sp[0x14],r9
80004ee4:	40 5b       	lddsp	r11,sp[0x14]
80004ee6:	40 7a       	lddsp	r10,sp[0x1c]
80004ee8:	e0 a0 1c d6 	rcall	80008894 <__isinfd>
80004eec:	18 96       	mov	r6,r12
80004eee:	c1 70       	breq	80004f1c <_vfprintf_r+0x8c0>
80004ef0:	30 08       	mov	r8,0
80004ef2:	30 09       	mov	r9,0
80004ef4:	40 5b       	lddsp	r11,sp[0x14]
80004ef6:	40 7a       	lddsp	r10,sp[0x1c]
80004ef8:	e0 a0 20 66 	rcall	80008fc4 <__avr32_f64_cmp_lt>
80004efc:	c0 40       	breq	80004f04 <_vfprintf_r+0x8a8>
80004efe:	32 d8       	mov	r8,45
80004f00:	fb 68 06 bb 	st.b	sp[1723],r8
80004f04:	fe c8 ae a0 	sub	r8,pc,-20832
80004f08:	fe c6 ae a0 	sub	r6,pc,-20832
80004f0c:	a7 d5       	cbr	r5,0x7
80004f0e:	e0 40 00 47 	cp.w	r0,71
80004f12:	f0 06 17 a0 	movle	r6,r8
80004f16:	30 32       	mov	r2,3
80004f18:	e0 8f 06 ce 	bral	80005cb4 <_vfprintf_r+0x1658>
80004f1c:	40 5b       	lddsp	r11,sp[0x14]
80004f1e:	40 7a       	lddsp	r10,sp[0x1c]
80004f20:	e0 a0 1c cf 	rcall	800088be <__isnand>
80004f24:	c0 e0       	breq	80004f40 <_vfprintf_r+0x8e4>
80004f26:	50 26       	stdsp	sp[0x8],r6
80004f28:	fe c8 ae bc 	sub	r8,pc,-20804
80004f2c:	fe c6 ae bc 	sub	r6,pc,-20804
80004f30:	a7 d5       	cbr	r5,0x7
80004f32:	e0 40 00 47 	cp.w	r0,71
80004f36:	f0 06 17 a0 	movle	r6,r8
80004f3a:	30 32       	mov	r2,3
80004f3c:	e0 8f 06 c2 	bral	80005cc0 <_vfprintf_r+0x1664>
80004f40:	40 2a       	lddsp	r10,sp[0x8]
80004f42:	5b fa       	cp.w	r10,-1
80004f44:	c0 41       	brne	80004f4c <_vfprintf_r+0x8f0>
80004f46:	30 69       	mov	r9,6
80004f48:	50 29       	stdsp	sp[0x8],r9
80004f4a:	c1 18       	rjmp	80004f6c <_vfprintf_r+0x910>
80004f4c:	e0 40 00 47 	cp.w	r0,71
80004f50:	5f 09       	sreq	r9
80004f52:	e0 40 00 67 	cp.w	r0,103
80004f56:	5f 08       	sreq	r8
80004f58:	f3 e8 10 08 	or	r8,r9,r8
80004f5c:	f8 08 18 00 	cp.b	r8,r12
80004f60:	c0 60       	breq	80004f6c <_vfprintf_r+0x910>
80004f62:	40 28       	lddsp	r8,sp[0x8]
80004f64:	58 08       	cp.w	r8,0
80004f66:	f9 b8 00 01 	moveq	r8,1
80004f6a:	50 28       	stdsp	sp[0x8],r8
80004f6c:	40 78       	lddsp	r8,sp[0x1c]
80004f6e:	40 59       	lddsp	r9,sp[0x14]
80004f70:	fa e9 06 94 	st.d	sp[1684],r8
80004f74:	a9 a5       	sbr	r5,0x8
80004f76:	fa f8 06 94 	ld.w	r8,sp[1684]
80004f7a:	58 08       	cp.w	r8,0
80004f7c:	c0 65       	brlt	80004f88 <_vfprintf_r+0x92c>
80004f7e:	40 5e       	lddsp	lr,sp[0x14]
80004f80:	30 0c       	mov	r12,0
80004f82:	50 6e       	stdsp	sp[0x18],lr
80004f84:	50 9c       	stdsp	sp[0x24],r12
80004f86:	c0 78       	rjmp	80004f94 <_vfprintf_r+0x938>
80004f88:	40 5b       	lddsp	r11,sp[0x14]
80004f8a:	32 da       	mov	r10,45
80004f8c:	ee 1b 80 00 	eorh	r11,0x8000
80004f90:	50 9a       	stdsp	sp[0x24],r10
80004f92:	50 6b       	stdsp	sp[0x18],r11
80004f94:	e0 40 00 46 	cp.w	r0,70
80004f98:	5f 09       	sreq	r9
80004f9a:	e0 40 00 66 	cp.w	r0,102
80004f9e:	5f 08       	sreq	r8
80004fa0:	f3 e8 10 08 	or	r8,r9,r8
80004fa4:	50 48       	stdsp	sp[0x10],r8
80004fa6:	c0 40       	breq	80004fae <_vfprintf_r+0x952>
80004fa8:	40 22       	lddsp	r2,sp[0x8]
80004faa:	30 39       	mov	r9,3
80004fac:	c1 08       	rjmp	80004fcc <_vfprintf_r+0x970>
80004fae:	e0 40 00 45 	cp.w	r0,69
80004fb2:	5f 09       	sreq	r9
80004fb4:	e0 40 00 65 	cp.w	r0,101
80004fb8:	5f 08       	sreq	r8
80004fba:	40 22       	lddsp	r2,sp[0x8]
80004fbc:	10 49       	or	r9,r8
80004fbe:	2f f2       	sub	r2,-1
80004fc0:	40 46       	lddsp	r6,sp[0x10]
80004fc2:	ec 09 18 00 	cp.b	r9,r6
80004fc6:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80004fca:	30 29       	mov	r9,2
80004fcc:	fa c8 f9 5c 	sub	r8,sp,-1700
80004fd0:	1a d8       	st.w	--sp,r8
80004fd2:	fa c8 f9 54 	sub	r8,sp,-1708
80004fd6:	1a d8       	st.w	--sp,r8
80004fd8:	fa c8 f9 4c 	sub	r8,sp,-1716
80004fdc:	08 9c       	mov	r12,r4
80004fde:	1a d8       	st.w	--sp,r8
80004fe0:	04 98       	mov	r8,r2
80004fe2:	40 9b       	lddsp	r11,sp[0x24]
80004fe4:	40 aa       	lddsp	r10,sp[0x28]
80004fe6:	e0 a0 0b c3 	rcall	8000676c <_dtoa_r>
80004fea:	e0 40 00 47 	cp.w	r0,71
80004fee:	5f 19       	srne	r9
80004ff0:	e0 40 00 67 	cp.w	r0,103
80004ff4:	5f 18       	srne	r8
80004ff6:	18 96       	mov	r6,r12
80004ff8:	2f dd       	sub	sp,-12
80004ffa:	f3 e8 00 08 	and	r8,r9,r8
80004ffe:	c0 41       	brne	80005006 <_vfprintf_r+0x9aa>
80005000:	ed b5 00 00 	bld	r5,0x0
80005004:	c3 01       	brne	80005064 <_vfprintf_r+0xa08>
80005006:	ec 02 00 0e 	add	lr,r6,r2
8000500a:	50 3e       	stdsp	sp[0xc],lr
8000500c:	40 4c       	lddsp	r12,sp[0x10]
8000500e:	58 0c       	cp.w	r12,0
80005010:	c1 50       	breq	8000503a <_vfprintf_r+0x9de>
80005012:	0d 89       	ld.ub	r9,r6[0x0]
80005014:	33 08       	mov	r8,48
80005016:	f0 09 18 00 	cp.b	r9,r8
8000501a:	c0 b1       	brne	80005030 <_vfprintf_r+0x9d4>
8000501c:	30 08       	mov	r8,0
8000501e:	30 09       	mov	r9,0
80005020:	40 6b       	lddsp	r11,sp[0x18]
80005022:	40 7a       	lddsp	r10,sp[0x1c]
80005024:	e0 a0 1f 89 	rcall	80008f36 <__avr32_f64_cmp_eq>
80005028:	fb b2 00 01 	rsubeq	r2,1
8000502c:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80005030:	40 3b       	lddsp	r11,sp[0xc]
80005032:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005036:	10 0b       	add	r11,r8
80005038:	50 3b       	stdsp	sp[0xc],r11
8000503a:	40 6b       	lddsp	r11,sp[0x18]
8000503c:	30 08       	mov	r8,0
8000503e:	30 09       	mov	r9,0
80005040:	40 7a       	lddsp	r10,sp[0x1c]
80005042:	e0 a0 1f 7a 	rcall	80008f36 <__avr32_f64_cmp_eq>
80005046:	c0 90       	breq	80005058 <_vfprintf_r+0x9fc>
80005048:	40 3a       	lddsp	r10,sp[0xc]
8000504a:	fb 4a 06 a4 	st.w	sp[1700],r10
8000504e:	c0 58       	rjmp	80005058 <_vfprintf_r+0x9fc>
80005050:	10 c9       	st.b	r8++,r9
80005052:	fb 48 06 a4 	st.w	sp[1700],r8
80005056:	c0 28       	rjmp	8000505a <_vfprintf_r+0x9fe>
80005058:	33 09       	mov	r9,48
8000505a:	fa f8 06 a4 	ld.w	r8,sp[1700]
8000505e:	40 3e       	lddsp	lr,sp[0xc]
80005060:	1c 38       	cp.w	r8,lr
80005062:	cf 73       	brcs	80005050 <_vfprintf_r+0x9f4>
80005064:	e0 40 00 47 	cp.w	r0,71
80005068:	5f 09       	sreq	r9
8000506a:	e0 40 00 67 	cp.w	r0,103
8000506e:	5f 08       	sreq	r8
80005070:	f3 e8 10 08 	or	r8,r9,r8
80005074:	fa f9 06 a4 	ld.w	r9,sp[1700]
80005078:	0c 19       	sub	r9,r6
8000507a:	50 69       	stdsp	sp[0x18],r9
8000507c:	58 08       	cp.w	r8,0
8000507e:	c0 b0       	breq	80005094 <_vfprintf_r+0xa38>
80005080:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005084:	5b d8       	cp.w	r8,-3
80005086:	c0 55       	brlt	80005090 <_vfprintf_r+0xa34>
80005088:	40 2c       	lddsp	r12,sp[0x8]
8000508a:	18 38       	cp.w	r8,r12
8000508c:	e0 8a 00 6a 	brle	80005160 <_vfprintf_r+0xb04>
80005090:	20 20       	sub	r0,2
80005092:	c0 58       	rjmp	8000509c <_vfprintf_r+0xa40>
80005094:	e0 40 00 65 	cp.w	r0,101
80005098:	e0 89 00 46 	brgt	80005124 <_vfprintf_r+0xac8>
8000509c:	fa fb 06 ac 	ld.w	r11,sp[1708]
800050a0:	fb 60 06 9c 	st.b	sp[1692],r0
800050a4:	20 1b       	sub	r11,1
800050a6:	fb 4b 06 ac 	st.w	sp[1708],r11
800050aa:	c0 47       	brpl	800050b2 <_vfprintf_r+0xa56>
800050ac:	5c 3b       	neg	r11
800050ae:	32 d8       	mov	r8,45
800050b0:	c0 28       	rjmp	800050b4 <_vfprintf_r+0xa58>
800050b2:	32 b8       	mov	r8,43
800050b4:	fb 68 06 9d 	st.b	sp[1693],r8
800050b8:	58 9b       	cp.w	r11,9
800050ba:	e0 8a 00 1d 	brle	800050f4 <_vfprintf_r+0xa98>
800050be:	fa c9 fa 35 	sub	r9,sp,-1483
800050c2:	30 aa       	mov	r10,10
800050c4:	12 98       	mov	r8,r9
800050c6:	0e 9c       	mov	r12,r7
800050c8:	0c 92       	mov	r2,r6
800050ca:	f6 0a 0c 06 	divs	r6,r11,r10
800050ce:	0e 9b       	mov	r11,r7
800050d0:	2d 0b       	sub	r11,-48
800050d2:	10 fb       	st.b	--r8,r11
800050d4:	0c 9b       	mov	r11,r6
800050d6:	58 96       	cp.w	r6,9
800050d8:	fe 99 ff f9 	brgt	800050ca <_vfprintf_r+0xa6e>
800050dc:	2d 0b       	sub	r11,-48
800050de:	18 97       	mov	r7,r12
800050e0:	04 96       	mov	r6,r2
800050e2:	10 fb       	st.b	--r8,r11
800050e4:	fa ca f9 62 	sub	r10,sp,-1694
800050e8:	c0 38       	rjmp	800050ee <_vfprintf_r+0xa92>
800050ea:	11 3b       	ld.ub	r11,r8++
800050ec:	14 cb       	st.b	r10++,r11
800050ee:	12 38       	cp.w	r8,r9
800050f0:	cf d3       	brcs	800050ea <_vfprintf_r+0xa8e>
800050f2:	c0 98       	rjmp	80005104 <_vfprintf_r+0xaa8>
800050f4:	2d 0b       	sub	r11,-48
800050f6:	33 08       	mov	r8,48
800050f8:	fb 6b 06 9f 	st.b	sp[1695],r11
800050fc:	fb 68 06 9e 	st.b	sp[1694],r8
80005100:	fa ca f9 60 	sub	r10,sp,-1696
80005104:	fa c8 f9 64 	sub	r8,sp,-1692
80005108:	f4 08 01 08 	sub	r8,r10,r8
8000510c:	50 e8       	stdsp	sp[0x38],r8
8000510e:	10 92       	mov	r2,r8
80005110:	40 6b       	lddsp	r11,sp[0x18]
80005112:	16 02       	add	r2,r11
80005114:	58 1b       	cp.w	r11,1
80005116:	e0 89 00 05 	brgt	80005120 <_vfprintf_r+0xac4>
8000511a:	ed b5 00 00 	bld	r5,0x0
8000511e:	c3 51       	brne	80005188 <_vfprintf_r+0xb2c>
80005120:	2f f2       	sub	r2,-1
80005122:	c3 38       	rjmp	80005188 <_vfprintf_r+0xb2c>
80005124:	e0 40 00 66 	cp.w	r0,102
80005128:	c1 c1       	brne	80005160 <_vfprintf_r+0xb04>
8000512a:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000512e:	58 02       	cp.w	r2,0
80005130:	e0 8a 00 0c 	brle	80005148 <_vfprintf_r+0xaec>
80005134:	40 2a       	lddsp	r10,sp[0x8]
80005136:	58 0a       	cp.w	r10,0
80005138:	c0 41       	brne	80005140 <_vfprintf_r+0xae4>
8000513a:	ed b5 00 00 	bld	r5,0x0
8000513e:	c2 51       	brne	80005188 <_vfprintf_r+0xb2c>
80005140:	2f f2       	sub	r2,-1
80005142:	40 29       	lddsp	r9,sp[0x8]
80005144:	12 02       	add	r2,r9
80005146:	c0 b8       	rjmp	8000515c <_vfprintf_r+0xb00>
80005148:	40 28       	lddsp	r8,sp[0x8]
8000514a:	58 08       	cp.w	r8,0
8000514c:	c0 61       	brne	80005158 <_vfprintf_r+0xafc>
8000514e:	ed b5 00 00 	bld	r5,0x0
80005152:	c0 30       	breq	80005158 <_vfprintf_r+0xafc>
80005154:	30 12       	mov	r2,1
80005156:	c1 98       	rjmp	80005188 <_vfprintf_r+0xb2c>
80005158:	40 22       	lddsp	r2,sp[0x8]
8000515a:	2f e2       	sub	r2,-2
8000515c:	36 60       	mov	r0,102
8000515e:	c1 58       	rjmp	80005188 <_vfprintf_r+0xb2c>
80005160:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005164:	40 6e       	lddsp	lr,sp[0x18]
80005166:	1c 32       	cp.w	r2,lr
80005168:	c0 65       	brlt	80005174 <_vfprintf_r+0xb18>
8000516a:	ed b5 00 00 	bld	r5,0x0
8000516e:	f7 b2 00 ff 	subeq	r2,-1
80005172:	c0 a8       	rjmp	80005186 <_vfprintf_r+0xb2a>
80005174:	e4 08 11 02 	rsub	r8,r2,2
80005178:	40 6c       	lddsp	r12,sp[0x18]
8000517a:	58 02       	cp.w	r2,0
8000517c:	f0 02 17 a0 	movle	r2,r8
80005180:	f9 b2 09 01 	movgt	r2,1
80005184:	18 02       	add	r2,r12
80005186:	36 70       	mov	r0,103
80005188:	40 9b       	lddsp	r11,sp[0x24]
8000518a:	58 0b       	cp.w	r11,0
8000518c:	e0 80 05 94 	breq	80005cb4 <_vfprintf_r+0x1658>
80005190:	32 d8       	mov	r8,45
80005192:	fb 68 06 bb 	st.b	sp[1723],r8
80005196:	e0 8f 05 93 	bral	80005cbc <_vfprintf_r+0x1660>
8000519a:	50 a7       	stdsp	sp[0x28],r7
8000519c:	04 94       	mov	r4,r2
8000519e:	0c 97       	mov	r7,r6
800051a0:	02 92       	mov	r2,r1
800051a2:	06 96       	mov	r6,r3
800051a4:	40 41       	lddsp	r1,sp[0x10]
800051a6:	40 93       	lddsp	r3,sp[0x24]
800051a8:	0e 99       	mov	r9,r7
800051aa:	ed b5 00 05 	bld	r5,0x5
800051ae:	c4 81       	brne	8000523e <_vfprintf_r+0xbe2>
800051b0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800051b4:	40 3e       	lddsp	lr,sp[0xc]
800051b6:	58 0e       	cp.w	lr,0
800051b8:	c1 d0       	breq	800051f2 <_vfprintf_r+0xb96>
800051ba:	10 36       	cp.w	r6,r8
800051bc:	c0 64       	brge	800051c8 <_vfprintf_r+0xb6c>
800051be:	fa cc f9 44 	sub	r12,sp,-1724
800051c2:	f8 06 00 36 	add	r6,r12,r6<<0x3
800051c6:	c1 d8       	rjmp	80005200 <_vfprintf_r+0xba4>
800051c8:	fa c8 f9 50 	sub	r8,sp,-1712
800051cc:	1a d8       	st.w	--sp,r8
800051ce:	fa c8 fa b8 	sub	r8,sp,-1352
800051d2:	04 9a       	mov	r10,r2
800051d4:	1a d8       	st.w	--sp,r8
800051d6:	fa c8 fb b4 	sub	r8,sp,-1100
800051da:	0c 9b       	mov	r11,r6
800051dc:	1a d8       	st.w	--sp,r8
800051de:	08 9c       	mov	r12,r4
800051e0:	fa c8 f9 40 	sub	r8,sp,-1728
800051e4:	fa c9 ff b4 	sub	r9,sp,-76
800051e8:	fe b0 f8 a4 	rcall	80004330 <get_arg>
800051ec:	2f dd       	sub	sp,-12
800051ee:	78 0a       	ld.w	r10,r12[0x0]
800051f0:	c2 08       	rjmp	80005230 <_vfprintf_r+0xbd4>
800051f2:	2f f7       	sub	r7,-1
800051f4:	10 39       	cp.w	r9,r8
800051f6:	c0 84       	brge	80005206 <_vfprintf_r+0xbaa>
800051f8:	fa cb f9 44 	sub	r11,sp,-1724
800051fc:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005200:	ec fa fd 88 	ld.w	r10,r6[-632]
80005204:	c1 68       	rjmp	80005230 <_vfprintf_r+0xbd4>
80005206:	41 09       	lddsp	r9,sp[0x40]
80005208:	59 f8       	cp.w	r8,31
8000520a:	e0 89 00 10 	brgt	8000522a <_vfprintf_r+0xbce>
8000520e:	f2 ca ff fc 	sub	r10,r9,-4
80005212:	51 0a       	stdsp	sp[0x40],r10
80005214:	fa c6 f9 44 	sub	r6,sp,-1724
80005218:	72 0a       	ld.w	r10,r9[0x0]
8000521a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000521e:	f3 4a fd 88 	st.w	r9[-632],r10
80005222:	2f f8       	sub	r8,-1
80005224:	fb 48 06 b4 	st.w	sp[1716],r8
80005228:	c0 48       	rjmp	80005230 <_vfprintf_r+0xbd4>
8000522a:	72 0a       	ld.w	r10,r9[0x0]
8000522c:	2f c9       	sub	r9,-4
8000522e:	51 09       	stdsp	sp[0x40],r9
80005230:	40 be       	lddsp	lr,sp[0x2c]
80005232:	1c 98       	mov	r8,lr
80005234:	95 1e       	st.w	r10[0x4],lr
80005236:	bf 58       	asr	r8,0x1f
80005238:	95 08       	st.w	r10[0x0],r8
8000523a:	fe 9f fa 9f 	bral	80004778 <_vfprintf_r+0x11c>
8000523e:	ed b5 00 04 	bld	r5,0x4
80005242:	c4 80       	breq	800052d2 <_vfprintf_r+0xc76>
80005244:	e2 15 00 40 	andl	r5,0x40,COH
80005248:	c4 50       	breq	800052d2 <_vfprintf_r+0xc76>
8000524a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000524e:	40 3c       	lddsp	r12,sp[0xc]
80005250:	58 0c       	cp.w	r12,0
80005252:	c1 d0       	breq	8000528c <_vfprintf_r+0xc30>
80005254:	10 36       	cp.w	r6,r8
80005256:	c0 64       	brge	80005262 <_vfprintf_r+0xc06>
80005258:	fa cb f9 44 	sub	r11,sp,-1724
8000525c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005260:	c1 d8       	rjmp	8000529a <_vfprintf_r+0xc3e>
80005262:	fa c8 f9 50 	sub	r8,sp,-1712
80005266:	1a d8       	st.w	--sp,r8
80005268:	fa c8 fa b8 	sub	r8,sp,-1352
8000526c:	04 9a       	mov	r10,r2
8000526e:	1a d8       	st.w	--sp,r8
80005270:	fa c8 fb b4 	sub	r8,sp,-1100
80005274:	0c 9b       	mov	r11,r6
80005276:	1a d8       	st.w	--sp,r8
80005278:	08 9c       	mov	r12,r4
8000527a:	fa c8 f9 40 	sub	r8,sp,-1728
8000527e:	fa c9 ff b4 	sub	r9,sp,-76
80005282:	fe b0 f8 57 	rcall	80004330 <get_arg>
80005286:	2f dd       	sub	sp,-12
80005288:	78 0a       	ld.w	r10,r12[0x0]
8000528a:	c2 08       	rjmp	800052ca <_vfprintf_r+0xc6e>
8000528c:	2f f7       	sub	r7,-1
8000528e:	10 39       	cp.w	r9,r8
80005290:	c0 84       	brge	800052a0 <_vfprintf_r+0xc44>
80005292:	fa ca f9 44 	sub	r10,sp,-1724
80005296:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000529a:	ec fa fd 88 	ld.w	r10,r6[-632]
8000529e:	c1 68       	rjmp	800052ca <_vfprintf_r+0xc6e>
800052a0:	41 09       	lddsp	r9,sp[0x40]
800052a2:	59 f8       	cp.w	r8,31
800052a4:	e0 89 00 10 	brgt	800052c4 <_vfprintf_r+0xc68>
800052a8:	f2 ca ff fc 	sub	r10,r9,-4
800052ac:	51 0a       	stdsp	sp[0x40],r10
800052ae:	fa c6 f9 44 	sub	r6,sp,-1724
800052b2:	72 0a       	ld.w	r10,r9[0x0]
800052b4:	ec 08 00 39 	add	r9,r6,r8<<0x3
800052b8:	f3 4a fd 88 	st.w	r9[-632],r10
800052bc:	2f f8       	sub	r8,-1
800052be:	fb 48 06 b4 	st.w	sp[1716],r8
800052c2:	c0 48       	rjmp	800052ca <_vfprintf_r+0xc6e>
800052c4:	72 0a       	ld.w	r10,r9[0x0]
800052c6:	2f c9       	sub	r9,-4
800052c8:	51 09       	stdsp	sp[0x40],r9
800052ca:	40 be       	lddsp	lr,sp[0x2c]
800052cc:	b4 0e       	st.h	r10[0x0],lr
800052ce:	fe 9f fa 55 	bral	80004778 <_vfprintf_r+0x11c>
800052d2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800052d6:	40 3c       	lddsp	r12,sp[0xc]
800052d8:	58 0c       	cp.w	r12,0
800052da:	c1 d0       	breq	80005314 <_vfprintf_r+0xcb8>
800052dc:	10 36       	cp.w	r6,r8
800052de:	c0 64       	brge	800052ea <_vfprintf_r+0xc8e>
800052e0:	fa cb f9 44 	sub	r11,sp,-1724
800052e4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800052e8:	c1 d8       	rjmp	80005322 <_vfprintf_r+0xcc6>
800052ea:	fa c8 f9 50 	sub	r8,sp,-1712
800052ee:	1a d8       	st.w	--sp,r8
800052f0:	fa c8 fa b8 	sub	r8,sp,-1352
800052f4:	04 9a       	mov	r10,r2
800052f6:	1a d8       	st.w	--sp,r8
800052f8:	fa c8 fb b4 	sub	r8,sp,-1100
800052fc:	0c 9b       	mov	r11,r6
800052fe:	1a d8       	st.w	--sp,r8
80005300:	08 9c       	mov	r12,r4
80005302:	fa c8 f9 40 	sub	r8,sp,-1728
80005306:	fa c9 ff b4 	sub	r9,sp,-76
8000530a:	fe b0 f8 13 	rcall	80004330 <get_arg>
8000530e:	2f dd       	sub	sp,-12
80005310:	78 0a       	ld.w	r10,r12[0x0]
80005312:	c2 08       	rjmp	80005352 <_vfprintf_r+0xcf6>
80005314:	2f f7       	sub	r7,-1
80005316:	10 39       	cp.w	r9,r8
80005318:	c0 84       	brge	80005328 <_vfprintf_r+0xccc>
8000531a:	fa ca f9 44 	sub	r10,sp,-1724
8000531e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005322:	ec fa fd 88 	ld.w	r10,r6[-632]
80005326:	c1 68       	rjmp	80005352 <_vfprintf_r+0xcf6>
80005328:	41 09       	lddsp	r9,sp[0x40]
8000532a:	59 f8       	cp.w	r8,31
8000532c:	e0 89 00 10 	brgt	8000534c <_vfprintf_r+0xcf0>
80005330:	f2 ca ff fc 	sub	r10,r9,-4
80005334:	51 0a       	stdsp	sp[0x40],r10
80005336:	fa c6 f9 44 	sub	r6,sp,-1724
8000533a:	72 0a       	ld.w	r10,r9[0x0]
8000533c:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005340:	f3 4a fd 88 	st.w	r9[-632],r10
80005344:	2f f8       	sub	r8,-1
80005346:	fb 48 06 b4 	st.w	sp[1716],r8
8000534a:	c0 48       	rjmp	80005352 <_vfprintf_r+0xcf6>
8000534c:	72 0a       	ld.w	r10,r9[0x0]
8000534e:	2f c9       	sub	r9,-4
80005350:	51 09       	stdsp	sp[0x40],r9
80005352:	40 be       	lddsp	lr,sp[0x2c]
80005354:	95 0e       	st.w	r10[0x0],lr
80005356:	fe 9f fa 11 	bral	80004778 <_vfprintf_r+0x11c>
8000535a:	50 a7       	stdsp	sp[0x28],r7
8000535c:	50 80       	stdsp	sp[0x20],r0
8000535e:	0c 97       	mov	r7,r6
80005360:	04 94       	mov	r4,r2
80005362:	06 96       	mov	r6,r3
80005364:	02 92       	mov	r2,r1
80005366:	40 93       	lddsp	r3,sp[0x24]
80005368:	10 90       	mov	r0,r8
8000536a:	40 41       	lddsp	r1,sp[0x10]
8000536c:	a5 a5       	sbr	r5,0x4
8000536e:	c0 a8       	rjmp	80005382 <_vfprintf_r+0xd26>
80005370:	50 a7       	stdsp	sp[0x28],r7
80005372:	50 80       	stdsp	sp[0x20],r0
80005374:	0c 97       	mov	r7,r6
80005376:	04 94       	mov	r4,r2
80005378:	06 96       	mov	r6,r3
8000537a:	02 92       	mov	r2,r1
8000537c:	40 93       	lddsp	r3,sp[0x24]
8000537e:	10 90       	mov	r0,r8
80005380:	40 41       	lddsp	r1,sp[0x10]
80005382:	ed b5 00 05 	bld	r5,0x5
80005386:	c5 d1       	brne	80005440 <_vfprintf_r+0xde4>
80005388:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000538c:	40 3c       	lddsp	r12,sp[0xc]
8000538e:	58 0c       	cp.w	r12,0
80005390:	c2 60       	breq	800053dc <_vfprintf_r+0xd80>
80005392:	10 36       	cp.w	r6,r8
80005394:	c0 a4       	brge	800053a8 <_vfprintf_r+0xd4c>
80005396:	fa cb f9 44 	sub	r11,sp,-1724
8000539a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000539e:	ec e8 fd 88 	ld.d	r8,r6[-632]
800053a2:	fa e9 00 00 	st.d	sp[0],r8
800053a6:	c1 88       	rjmp	800053d6 <_vfprintf_r+0xd7a>
800053a8:	fa c8 f9 50 	sub	r8,sp,-1712
800053ac:	1a d8       	st.w	--sp,r8
800053ae:	fa c8 fa b8 	sub	r8,sp,-1352
800053b2:	04 9a       	mov	r10,r2
800053b4:	1a d8       	st.w	--sp,r8
800053b6:	0c 9b       	mov	r11,r6
800053b8:	fa c8 fb b4 	sub	r8,sp,-1100
800053bc:	08 9c       	mov	r12,r4
800053be:	1a d8       	st.w	--sp,r8
800053c0:	fa c8 f9 40 	sub	r8,sp,-1728
800053c4:	fa c9 ff b4 	sub	r9,sp,-76
800053c8:	fe b0 f7 b4 	rcall	80004330 <get_arg>
800053cc:	2f dd       	sub	sp,-12
800053ce:	f8 ea 00 00 	ld.d	r10,r12[0]
800053d2:	fa eb 00 00 	st.d	sp[0],r10
800053d6:	30 08       	mov	r8,0
800053d8:	e0 8f 03 de 	bral	80005b94 <_vfprintf_r+0x1538>
800053dc:	ee ca ff ff 	sub	r10,r7,-1
800053e0:	10 37       	cp.w	r7,r8
800053e2:	c0 b4       	brge	800053f8 <_vfprintf_r+0xd9c>
800053e4:	fa c9 f9 44 	sub	r9,sp,-1724
800053e8:	14 97       	mov	r7,r10
800053ea:	f2 06 00 36 	add	r6,r9,r6<<0x3
800053ee:	ec ea fd 88 	ld.d	r10,r6[-632]
800053f2:	fa eb 00 00 	st.d	sp[0],r10
800053f6:	c1 88       	rjmp	80005426 <_vfprintf_r+0xdca>
800053f8:	41 09       	lddsp	r9,sp[0x40]
800053fa:	59 f8       	cp.w	r8,31
800053fc:	e0 89 00 18 	brgt	8000542c <_vfprintf_r+0xdd0>
80005400:	f2 e6 00 00 	ld.d	r6,r9[0]
80005404:	f2 cb ff f8 	sub	r11,r9,-8
80005408:	fa e7 00 00 	st.d	sp[0],r6
8000540c:	51 0b       	stdsp	sp[0x40],r11
8000540e:	fa c6 f9 44 	sub	r6,sp,-1724
80005412:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005416:	fa e6 00 00 	ld.d	r6,sp[0]
8000541a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000541e:	2f f8       	sub	r8,-1
80005420:	14 97       	mov	r7,r10
80005422:	fb 48 06 b4 	st.w	sp[1716],r8
80005426:	40 38       	lddsp	r8,sp[0xc]
80005428:	e0 8f 03 b6 	bral	80005b94 <_vfprintf_r+0x1538>
8000542c:	f2 e6 00 00 	ld.d	r6,r9[0]
80005430:	40 38       	lddsp	r8,sp[0xc]
80005432:	fa e7 00 00 	st.d	sp[0],r6
80005436:	2f 89       	sub	r9,-8
80005438:	14 97       	mov	r7,r10
8000543a:	51 09       	stdsp	sp[0x40],r9
8000543c:	e0 8f 03 ac 	bral	80005b94 <_vfprintf_r+0x1538>
80005440:	ed b5 00 04 	bld	r5,0x4
80005444:	c1 61       	brne	80005470 <_vfprintf_r+0xe14>
80005446:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000544a:	40 3e       	lddsp	lr,sp[0xc]
8000544c:	58 0e       	cp.w	lr,0
8000544e:	c0 80       	breq	8000545e <_vfprintf_r+0xe02>
80005450:	10 36       	cp.w	r6,r8
80005452:	c6 74       	brge	80005520 <_vfprintf_r+0xec4>
80005454:	fa cc f9 44 	sub	r12,sp,-1724
80005458:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000545c:	c8 08       	rjmp	8000555c <_vfprintf_r+0xf00>
8000545e:	ee ca ff ff 	sub	r10,r7,-1
80005462:	10 37       	cp.w	r7,r8
80005464:	c7 f4       	brge	80005562 <_vfprintf_r+0xf06>
80005466:	fa cb f9 44 	sub	r11,sp,-1724
8000546a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000546e:	c7 68       	rjmp	8000555a <_vfprintf_r+0xefe>
80005470:	ed b5 00 06 	bld	r5,0x6
80005474:	c4 a1       	brne	80005508 <_vfprintf_r+0xeac>
80005476:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000547a:	40 3c       	lddsp	r12,sp[0xc]
8000547c:	58 0c       	cp.w	r12,0
8000547e:	c1 d0       	breq	800054b8 <_vfprintf_r+0xe5c>
80005480:	10 36       	cp.w	r6,r8
80005482:	c0 64       	brge	8000548e <_vfprintf_r+0xe32>
80005484:	fa cb f9 44 	sub	r11,sp,-1724
80005488:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000548c:	c1 f8       	rjmp	800054ca <_vfprintf_r+0xe6e>
8000548e:	fa c8 f9 50 	sub	r8,sp,-1712
80005492:	1a d8       	st.w	--sp,r8
80005494:	fa c8 fa b8 	sub	r8,sp,-1352
80005498:	1a d8       	st.w	--sp,r8
8000549a:	fa c8 fb b4 	sub	r8,sp,-1100
8000549e:	1a d8       	st.w	--sp,r8
800054a0:	fa c8 f9 40 	sub	r8,sp,-1728
800054a4:	fa c9 ff b4 	sub	r9,sp,-76
800054a8:	04 9a       	mov	r10,r2
800054aa:	0c 9b       	mov	r11,r6
800054ac:	08 9c       	mov	r12,r4
800054ae:	fe b0 f7 41 	rcall	80004330 <get_arg>
800054b2:	2f dd       	sub	sp,-12
800054b4:	98 18       	ld.sh	r8,r12[0x2]
800054b6:	c2 68       	rjmp	80005502 <_vfprintf_r+0xea6>
800054b8:	ee ca ff ff 	sub	r10,r7,-1
800054bc:	10 37       	cp.w	r7,r8
800054be:	c0 94       	brge	800054d0 <_vfprintf_r+0xe74>
800054c0:	fa c9 f9 44 	sub	r9,sp,-1724
800054c4:	14 97       	mov	r7,r10
800054c6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800054ca:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800054ce:	c1 a8       	rjmp	80005502 <_vfprintf_r+0xea6>
800054d0:	41 09       	lddsp	r9,sp[0x40]
800054d2:	59 f8       	cp.w	r8,31
800054d4:	e0 89 00 13 	brgt	800054fa <_vfprintf_r+0xe9e>
800054d8:	f2 cb ff fc 	sub	r11,r9,-4
800054dc:	51 0b       	stdsp	sp[0x40],r11
800054de:	72 09       	ld.w	r9,r9[0x0]
800054e0:	fa c6 f9 44 	sub	r6,sp,-1724
800054e4:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800054e8:	2f f8       	sub	r8,-1
800054ea:	f7 49 fd 88 	st.w	r11[-632],r9
800054ee:	fb 48 06 b4 	st.w	sp[1716],r8
800054f2:	14 97       	mov	r7,r10
800054f4:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800054f8:	c0 58       	rjmp	80005502 <_vfprintf_r+0xea6>
800054fa:	92 18       	ld.sh	r8,r9[0x2]
800054fc:	14 97       	mov	r7,r10
800054fe:	2f c9       	sub	r9,-4
80005500:	51 09       	stdsp	sp[0x40],r9
80005502:	5c 78       	castu.h	r8
80005504:	50 18       	stdsp	sp[0x4],r8
80005506:	c4 68       	rjmp	80005592 <_vfprintf_r+0xf36>
80005508:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000550c:	40 3c       	lddsp	r12,sp[0xc]
8000550e:	58 0c       	cp.w	r12,0
80005510:	c1 d0       	breq	8000554a <_vfprintf_r+0xeee>
80005512:	10 36       	cp.w	r6,r8
80005514:	c0 64       	brge	80005520 <_vfprintf_r+0xec4>
80005516:	fa cb f9 44 	sub	r11,sp,-1724
8000551a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000551e:	c1 f8       	rjmp	8000555c <_vfprintf_r+0xf00>
80005520:	fa c8 f9 50 	sub	r8,sp,-1712
80005524:	1a d8       	st.w	--sp,r8
80005526:	fa c8 fa b8 	sub	r8,sp,-1352
8000552a:	0c 9b       	mov	r11,r6
8000552c:	1a d8       	st.w	--sp,r8
8000552e:	fa c8 fb b4 	sub	r8,sp,-1100
80005532:	04 9a       	mov	r10,r2
80005534:	1a d8       	st.w	--sp,r8
80005536:	08 9c       	mov	r12,r4
80005538:	fa c8 f9 40 	sub	r8,sp,-1728
8000553c:	fa c9 ff b4 	sub	r9,sp,-76
80005540:	fe b0 f6 f8 	rcall	80004330 <get_arg>
80005544:	2f dd       	sub	sp,-12
80005546:	78 0b       	ld.w	r11,r12[0x0]
80005548:	c2 48       	rjmp	80005590 <_vfprintf_r+0xf34>
8000554a:	ee ca ff ff 	sub	r10,r7,-1
8000554e:	10 37       	cp.w	r7,r8
80005550:	c0 94       	brge	80005562 <_vfprintf_r+0xf06>
80005552:	fa c9 f9 44 	sub	r9,sp,-1724
80005556:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000555a:	14 97       	mov	r7,r10
8000555c:	ec fb fd 88 	ld.w	r11,r6[-632]
80005560:	c1 88       	rjmp	80005590 <_vfprintf_r+0xf34>
80005562:	41 09       	lddsp	r9,sp[0x40]
80005564:	59 f8       	cp.w	r8,31
80005566:	e0 89 00 11 	brgt	80005588 <_vfprintf_r+0xf2c>
8000556a:	f2 cb ff fc 	sub	r11,r9,-4
8000556e:	51 0b       	stdsp	sp[0x40],r11
80005570:	fa c6 f9 44 	sub	r6,sp,-1724
80005574:	72 0b       	ld.w	r11,r9[0x0]
80005576:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000557a:	f3 4b fd 88 	st.w	r9[-632],r11
8000557e:	2f f8       	sub	r8,-1
80005580:	14 97       	mov	r7,r10
80005582:	fb 48 06 b4 	st.w	sp[1716],r8
80005586:	c0 58       	rjmp	80005590 <_vfprintf_r+0xf34>
80005588:	72 0b       	ld.w	r11,r9[0x0]
8000558a:	14 97       	mov	r7,r10
8000558c:	2f c9       	sub	r9,-4
8000558e:	51 09       	stdsp	sp[0x40],r9
80005590:	50 1b       	stdsp	sp[0x4],r11
80005592:	30 0e       	mov	lr,0
80005594:	50 0e       	stdsp	sp[0x0],lr
80005596:	1c 98       	mov	r8,lr
80005598:	e0 8f 02 fe 	bral	80005b94 <_vfprintf_r+0x1538>
8000559c:	50 a7       	stdsp	sp[0x28],r7
8000559e:	50 80       	stdsp	sp[0x20],r0
800055a0:	0c 97       	mov	r7,r6
800055a2:	04 94       	mov	r4,r2
800055a4:	06 96       	mov	r6,r3
800055a6:	02 92       	mov	r2,r1
800055a8:	40 93       	lddsp	r3,sp[0x24]
800055aa:	40 41       	lddsp	r1,sp[0x10]
800055ac:	0e 99       	mov	r9,r7
800055ae:	fa f8 06 b4 	ld.w	r8,sp[1716]
800055b2:	40 3c       	lddsp	r12,sp[0xc]
800055b4:	58 0c       	cp.w	r12,0
800055b6:	c1 d0       	breq	800055f0 <_vfprintf_r+0xf94>
800055b8:	10 36       	cp.w	r6,r8
800055ba:	c0 64       	brge	800055c6 <_vfprintf_r+0xf6a>
800055bc:	fa cb f9 44 	sub	r11,sp,-1724
800055c0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800055c4:	c1 d8       	rjmp	800055fe <_vfprintf_r+0xfa2>
800055c6:	fa c8 f9 50 	sub	r8,sp,-1712
800055ca:	1a d8       	st.w	--sp,r8
800055cc:	fa c8 fa b8 	sub	r8,sp,-1352
800055d0:	1a d8       	st.w	--sp,r8
800055d2:	fa c8 fb b4 	sub	r8,sp,-1100
800055d6:	1a d8       	st.w	--sp,r8
800055d8:	fa c9 ff b4 	sub	r9,sp,-76
800055dc:	fa c8 f9 40 	sub	r8,sp,-1728
800055e0:	04 9a       	mov	r10,r2
800055e2:	0c 9b       	mov	r11,r6
800055e4:	08 9c       	mov	r12,r4
800055e6:	fe b0 f6 a5 	rcall	80004330 <get_arg>
800055ea:	2f dd       	sub	sp,-12
800055ec:	78 09       	ld.w	r9,r12[0x0]
800055ee:	c2 18       	rjmp	80005630 <_vfprintf_r+0xfd4>
800055f0:	2f f7       	sub	r7,-1
800055f2:	10 39       	cp.w	r9,r8
800055f4:	c0 84       	brge	80005604 <_vfprintf_r+0xfa8>
800055f6:	fa ca f9 44 	sub	r10,sp,-1724
800055fa:	f4 06 00 36 	add	r6,r10,r6<<0x3
800055fe:	ec f9 fd 88 	ld.w	r9,r6[-632]
80005602:	c1 78       	rjmp	80005630 <_vfprintf_r+0xfd4>
80005604:	41 09       	lddsp	r9,sp[0x40]
80005606:	59 f8       	cp.w	r8,31
80005608:	e0 89 00 10 	brgt	80005628 <_vfprintf_r+0xfcc>
8000560c:	f2 ca ff fc 	sub	r10,r9,-4
80005610:	51 0a       	stdsp	sp[0x40],r10
80005612:	fa c6 f9 44 	sub	r6,sp,-1724
80005616:	72 09       	ld.w	r9,r9[0x0]
80005618:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000561c:	f5 49 fd 88 	st.w	r10[-632],r9
80005620:	2f f8       	sub	r8,-1
80005622:	fb 48 06 b4 	st.w	sp[1716],r8
80005626:	c0 58       	rjmp	80005630 <_vfprintf_r+0xfd4>
80005628:	f2 c8 ff fc 	sub	r8,r9,-4
8000562c:	51 08       	stdsp	sp[0x40],r8
8000562e:	72 09       	ld.w	r9,r9[0x0]
80005630:	33 08       	mov	r8,48
80005632:	fb 68 06 b8 	st.b	sp[1720],r8
80005636:	37 88       	mov	r8,120
80005638:	30 0e       	mov	lr,0
8000563a:	fb 68 06 b9 	st.b	sp[1721],r8
8000563e:	fe cc b5 ca 	sub	r12,pc,-18998
80005642:	50 19       	stdsp	sp[0x4],r9
80005644:	a1 b5       	sbr	r5,0x1
80005646:	50 0e       	stdsp	sp[0x0],lr
80005648:	50 dc       	stdsp	sp[0x34],r12
8000564a:	30 28       	mov	r8,2
8000564c:	37 80       	mov	r0,120
8000564e:	e0 8f 02 a3 	bral	80005b94 <_vfprintf_r+0x1538>
80005652:	50 a7       	stdsp	sp[0x28],r7
80005654:	50 80       	stdsp	sp[0x20],r0
80005656:	10 90       	mov	r0,r8
80005658:	30 08       	mov	r8,0
8000565a:	fb 68 06 bb 	st.b	sp[1723],r8
8000565e:	0c 97       	mov	r7,r6
80005660:	04 94       	mov	r4,r2
80005662:	06 96       	mov	r6,r3
80005664:	02 92       	mov	r2,r1
80005666:	40 93       	lddsp	r3,sp[0x24]
80005668:	40 41       	lddsp	r1,sp[0x10]
8000566a:	0e 99       	mov	r9,r7
8000566c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005670:	40 3b       	lddsp	r11,sp[0xc]
80005672:	58 0b       	cp.w	r11,0
80005674:	c1 d0       	breq	800056ae <_vfprintf_r+0x1052>
80005676:	10 36       	cp.w	r6,r8
80005678:	c0 64       	brge	80005684 <_vfprintf_r+0x1028>
8000567a:	fa ca f9 44 	sub	r10,sp,-1724
8000567e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005682:	c1 d8       	rjmp	800056bc <_vfprintf_r+0x1060>
80005684:	fa c8 f9 50 	sub	r8,sp,-1712
80005688:	1a d8       	st.w	--sp,r8
8000568a:	fa c8 fa b8 	sub	r8,sp,-1352
8000568e:	1a d8       	st.w	--sp,r8
80005690:	fa c8 fb b4 	sub	r8,sp,-1100
80005694:	0c 9b       	mov	r11,r6
80005696:	1a d8       	st.w	--sp,r8
80005698:	04 9a       	mov	r10,r2
8000569a:	fa c8 f9 40 	sub	r8,sp,-1728
8000569e:	fa c9 ff b4 	sub	r9,sp,-76
800056a2:	08 9c       	mov	r12,r4
800056a4:	fe b0 f6 46 	rcall	80004330 <get_arg>
800056a8:	2f dd       	sub	sp,-12
800056aa:	78 06       	ld.w	r6,r12[0x0]
800056ac:	c2 08       	rjmp	800056ec <_vfprintf_r+0x1090>
800056ae:	2f f7       	sub	r7,-1
800056b0:	10 39       	cp.w	r9,r8
800056b2:	c0 84       	brge	800056c2 <_vfprintf_r+0x1066>
800056b4:	fa c9 f9 44 	sub	r9,sp,-1724
800056b8:	f2 06 00 36 	add	r6,r9,r6<<0x3
800056bc:	ec f6 fd 88 	ld.w	r6,r6[-632]
800056c0:	c1 68       	rjmp	800056ec <_vfprintf_r+0x1090>
800056c2:	41 09       	lddsp	r9,sp[0x40]
800056c4:	59 f8       	cp.w	r8,31
800056c6:	e0 89 00 10 	brgt	800056e6 <_vfprintf_r+0x108a>
800056ca:	f2 ca ff fc 	sub	r10,r9,-4
800056ce:	51 0a       	stdsp	sp[0x40],r10
800056d0:	72 06       	ld.w	r6,r9[0x0]
800056d2:	fa ce f9 44 	sub	lr,sp,-1724
800056d6:	fc 08 00 39 	add	r9,lr,r8<<0x3
800056da:	f3 46 fd 88 	st.w	r9[-632],r6
800056de:	2f f8       	sub	r8,-1
800056e0:	fb 48 06 b4 	st.w	sp[1716],r8
800056e4:	c0 48       	rjmp	800056ec <_vfprintf_r+0x1090>
800056e6:	72 06       	ld.w	r6,r9[0x0]
800056e8:	2f c9       	sub	r9,-4
800056ea:	51 09       	stdsp	sp[0x40],r9
800056ec:	40 2c       	lddsp	r12,sp[0x8]
800056ee:	58 0c       	cp.w	r12,0
800056f0:	c1 05       	brlt	80005710 <_vfprintf_r+0x10b4>
800056f2:	18 9a       	mov	r10,r12
800056f4:	30 0b       	mov	r11,0
800056f6:	0c 9c       	mov	r12,r6
800056f8:	e0 a0 14 58 	rcall	80007fa8 <memchr>
800056fc:	e0 80 02 df 	breq	80005cba <_vfprintf_r+0x165e>
80005700:	f8 06 01 02 	sub	r2,r12,r6
80005704:	40 2b       	lddsp	r11,sp[0x8]
80005706:	16 32       	cp.w	r2,r11
80005708:	e0 89 02 d9 	brgt	80005cba <_vfprintf_r+0x165e>
8000570c:	e0 8f 02 d4 	bral	80005cb4 <_vfprintf_r+0x1658>
80005710:	30 0a       	mov	r10,0
80005712:	0c 9c       	mov	r12,r6
80005714:	50 2a       	stdsp	sp[0x8],r10
80005716:	e0 a0 19 2b 	rcall	8000896c <strlen>
8000571a:	18 92       	mov	r2,r12
8000571c:	e0 8f 02 d2 	bral	80005cc0 <_vfprintf_r+0x1664>
80005720:	50 a7       	stdsp	sp[0x28],r7
80005722:	50 80       	stdsp	sp[0x20],r0
80005724:	0c 97       	mov	r7,r6
80005726:	04 94       	mov	r4,r2
80005728:	06 96       	mov	r6,r3
8000572a:	02 92       	mov	r2,r1
8000572c:	40 93       	lddsp	r3,sp[0x24]
8000572e:	10 90       	mov	r0,r8
80005730:	40 41       	lddsp	r1,sp[0x10]
80005732:	a5 a5       	sbr	r5,0x4
80005734:	c0 a8       	rjmp	80005748 <_vfprintf_r+0x10ec>
80005736:	50 a7       	stdsp	sp[0x28],r7
80005738:	50 80       	stdsp	sp[0x20],r0
8000573a:	0c 97       	mov	r7,r6
8000573c:	04 94       	mov	r4,r2
8000573e:	06 96       	mov	r6,r3
80005740:	02 92       	mov	r2,r1
80005742:	40 93       	lddsp	r3,sp[0x24]
80005744:	10 90       	mov	r0,r8
80005746:	40 41       	lddsp	r1,sp[0x10]
80005748:	ed b5 00 05 	bld	r5,0x5
8000574c:	c5 61       	brne	800057f8 <_vfprintf_r+0x119c>
8000574e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005752:	40 39       	lddsp	r9,sp[0xc]
80005754:	58 09       	cp.w	r9,0
80005756:	c2 10       	breq	80005798 <_vfprintf_r+0x113c>
80005758:	10 36       	cp.w	r6,r8
8000575a:	c0 74       	brge	80005768 <_vfprintf_r+0x110c>
8000575c:	fa c8 f9 44 	sub	r8,sp,-1724
80005760:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005764:	c2 38       	rjmp	800057aa <_vfprintf_r+0x114e>
80005766:	d7 03       	nop
80005768:	fa c8 f9 50 	sub	r8,sp,-1712
8000576c:	1a d8       	st.w	--sp,r8
8000576e:	fa c8 fa b8 	sub	r8,sp,-1352
80005772:	1a d8       	st.w	--sp,r8
80005774:	fa c8 fb b4 	sub	r8,sp,-1100
80005778:	1a d8       	st.w	--sp,r8
8000577a:	fa c8 f9 40 	sub	r8,sp,-1728
8000577e:	fa c9 ff b4 	sub	r9,sp,-76
80005782:	04 9a       	mov	r10,r2
80005784:	0c 9b       	mov	r11,r6
80005786:	08 9c       	mov	r12,r4
80005788:	fe b0 f5 d4 	rcall	80004330 <get_arg>
8000578c:	2f dd       	sub	sp,-12
8000578e:	f8 e8 00 00 	ld.d	r8,r12[0]
80005792:	fa e9 00 00 	st.d	sp[0],r8
80005796:	c2 e8       	rjmp	800057f2 <_vfprintf_r+0x1196>
80005798:	ee ca ff ff 	sub	r10,r7,-1
8000579c:	10 37       	cp.w	r7,r8
8000579e:	c0 b4       	brge	800057b4 <_vfprintf_r+0x1158>
800057a0:	fa c8 f9 44 	sub	r8,sp,-1724
800057a4:	14 97       	mov	r7,r10
800057a6:	f0 06 00 36 	add	r6,r8,r6<<0x3
800057aa:	ec ea fd 88 	ld.d	r10,r6[-632]
800057ae:	fa eb 00 00 	st.d	sp[0],r10
800057b2:	c2 08       	rjmp	800057f2 <_vfprintf_r+0x1196>
800057b4:	41 09       	lddsp	r9,sp[0x40]
800057b6:	59 f8       	cp.w	r8,31
800057b8:	e0 89 00 16 	brgt	800057e4 <_vfprintf_r+0x1188>
800057bc:	f2 e6 00 00 	ld.d	r6,r9[0]
800057c0:	f2 cb ff f8 	sub	r11,r9,-8
800057c4:	fa e7 00 00 	st.d	sp[0],r6
800057c8:	51 0b       	stdsp	sp[0x40],r11
800057ca:	fa c6 f9 44 	sub	r6,sp,-1724
800057ce:	ec 08 00 39 	add	r9,r6,r8<<0x3
800057d2:	fa e6 00 00 	ld.d	r6,sp[0]
800057d6:	f2 e7 fd 88 	st.d	r9[-632],r6
800057da:	2f f8       	sub	r8,-1
800057dc:	14 97       	mov	r7,r10
800057de:	fb 48 06 b4 	st.w	sp[1716],r8
800057e2:	c0 88       	rjmp	800057f2 <_vfprintf_r+0x1196>
800057e4:	f2 e6 00 00 	ld.d	r6,r9[0]
800057e8:	2f 89       	sub	r9,-8
800057ea:	fa e7 00 00 	st.d	sp[0],r6
800057ee:	51 09       	stdsp	sp[0x40],r9
800057f0:	14 97       	mov	r7,r10
800057f2:	30 18       	mov	r8,1
800057f4:	e0 8f 01 d0 	bral	80005b94 <_vfprintf_r+0x1538>
800057f8:	ed b5 00 04 	bld	r5,0x4
800057fc:	c1 61       	brne	80005828 <_vfprintf_r+0x11cc>
800057fe:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005802:	40 3e       	lddsp	lr,sp[0xc]
80005804:	58 0e       	cp.w	lr,0
80005806:	c0 80       	breq	80005816 <_vfprintf_r+0x11ba>
80005808:	10 36       	cp.w	r6,r8
8000580a:	c6 74       	brge	800058d8 <_vfprintf_r+0x127c>
8000580c:	fa cc f9 44 	sub	r12,sp,-1724
80005810:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005814:	c8 08       	rjmp	80005914 <_vfprintf_r+0x12b8>
80005816:	ee ca ff ff 	sub	r10,r7,-1
8000581a:	10 37       	cp.w	r7,r8
8000581c:	c7 f4       	brge	8000591a <_vfprintf_r+0x12be>
8000581e:	fa cb f9 44 	sub	r11,sp,-1724
80005822:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005826:	c7 68       	rjmp	80005912 <_vfprintf_r+0x12b6>
80005828:	ed b5 00 06 	bld	r5,0x6
8000582c:	c4 a1       	brne	800058c0 <_vfprintf_r+0x1264>
8000582e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005832:	40 3c       	lddsp	r12,sp[0xc]
80005834:	58 0c       	cp.w	r12,0
80005836:	c1 d0       	breq	80005870 <_vfprintf_r+0x1214>
80005838:	10 36       	cp.w	r6,r8
8000583a:	c0 64       	brge	80005846 <_vfprintf_r+0x11ea>
8000583c:	fa cb f9 44 	sub	r11,sp,-1724
80005840:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005844:	c1 f8       	rjmp	80005882 <_vfprintf_r+0x1226>
80005846:	fa c8 f9 50 	sub	r8,sp,-1712
8000584a:	1a d8       	st.w	--sp,r8
8000584c:	fa c8 fa b8 	sub	r8,sp,-1352
80005850:	1a d8       	st.w	--sp,r8
80005852:	fa c8 fb b4 	sub	r8,sp,-1100
80005856:	1a d8       	st.w	--sp,r8
80005858:	fa c8 f9 40 	sub	r8,sp,-1728
8000585c:	fa c9 ff b4 	sub	r9,sp,-76
80005860:	04 9a       	mov	r10,r2
80005862:	0c 9b       	mov	r11,r6
80005864:	08 9c       	mov	r12,r4
80005866:	fe b0 f5 65 	rcall	80004330 <get_arg>
8000586a:	2f dd       	sub	sp,-12
8000586c:	98 18       	ld.sh	r8,r12[0x2]
8000586e:	c2 68       	rjmp	800058ba <_vfprintf_r+0x125e>
80005870:	ee ca ff ff 	sub	r10,r7,-1
80005874:	10 37       	cp.w	r7,r8
80005876:	c0 94       	brge	80005888 <_vfprintf_r+0x122c>
80005878:	fa c9 f9 44 	sub	r9,sp,-1724
8000587c:	14 97       	mov	r7,r10
8000587e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005882:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005886:	c1 a8       	rjmp	800058ba <_vfprintf_r+0x125e>
80005888:	41 09       	lddsp	r9,sp[0x40]
8000588a:	59 f8       	cp.w	r8,31
8000588c:	e0 89 00 13 	brgt	800058b2 <_vfprintf_r+0x1256>
80005890:	f2 cb ff fc 	sub	r11,r9,-4
80005894:	51 0b       	stdsp	sp[0x40],r11
80005896:	72 09       	ld.w	r9,r9[0x0]
80005898:	fa c6 f9 44 	sub	r6,sp,-1724
8000589c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800058a0:	2f f8       	sub	r8,-1
800058a2:	f7 49 fd 88 	st.w	r11[-632],r9
800058a6:	fb 48 06 b4 	st.w	sp[1716],r8
800058aa:	14 97       	mov	r7,r10
800058ac:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800058b0:	c0 58       	rjmp	800058ba <_vfprintf_r+0x125e>
800058b2:	92 18       	ld.sh	r8,r9[0x2]
800058b4:	14 97       	mov	r7,r10
800058b6:	2f c9       	sub	r9,-4
800058b8:	51 09       	stdsp	sp[0x40],r9
800058ba:	5c 78       	castu.h	r8
800058bc:	50 18       	stdsp	sp[0x4],r8
800058be:	c4 68       	rjmp	8000594a <_vfprintf_r+0x12ee>
800058c0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800058c4:	40 3c       	lddsp	r12,sp[0xc]
800058c6:	58 0c       	cp.w	r12,0
800058c8:	c1 d0       	breq	80005902 <_vfprintf_r+0x12a6>
800058ca:	10 36       	cp.w	r6,r8
800058cc:	c0 64       	brge	800058d8 <_vfprintf_r+0x127c>
800058ce:	fa cb f9 44 	sub	r11,sp,-1724
800058d2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800058d6:	c1 f8       	rjmp	80005914 <_vfprintf_r+0x12b8>
800058d8:	fa c8 f9 50 	sub	r8,sp,-1712
800058dc:	1a d8       	st.w	--sp,r8
800058de:	fa c8 fa b8 	sub	r8,sp,-1352
800058e2:	0c 9b       	mov	r11,r6
800058e4:	1a d8       	st.w	--sp,r8
800058e6:	fa c8 fb b4 	sub	r8,sp,-1100
800058ea:	04 9a       	mov	r10,r2
800058ec:	1a d8       	st.w	--sp,r8
800058ee:	08 9c       	mov	r12,r4
800058f0:	fa c8 f9 40 	sub	r8,sp,-1728
800058f4:	fa c9 ff b4 	sub	r9,sp,-76
800058f8:	fe b0 f5 1c 	rcall	80004330 <get_arg>
800058fc:	2f dd       	sub	sp,-12
800058fe:	78 0b       	ld.w	r11,r12[0x0]
80005900:	c2 48       	rjmp	80005948 <_vfprintf_r+0x12ec>
80005902:	ee ca ff ff 	sub	r10,r7,-1
80005906:	10 37       	cp.w	r7,r8
80005908:	c0 94       	brge	8000591a <_vfprintf_r+0x12be>
8000590a:	fa c9 f9 44 	sub	r9,sp,-1724
8000590e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005912:	14 97       	mov	r7,r10
80005914:	ec fb fd 88 	ld.w	r11,r6[-632]
80005918:	c1 88       	rjmp	80005948 <_vfprintf_r+0x12ec>
8000591a:	41 09       	lddsp	r9,sp[0x40]
8000591c:	59 f8       	cp.w	r8,31
8000591e:	e0 89 00 11 	brgt	80005940 <_vfprintf_r+0x12e4>
80005922:	f2 cb ff fc 	sub	r11,r9,-4
80005926:	51 0b       	stdsp	sp[0x40],r11
80005928:	fa c6 f9 44 	sub	r6,sp,-1724
8000592c:	72 0b       	ld.w	r11,r9[0x0]
8000592e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005932:	f3 4b fd 88 	st.w	r9[-632],r11
80005936:	2f f8       	sub	r8,-1
80005938:	14 97       	mov	r7,r10
8000593a:	fb 48 06 b4 	st.w	sp[1716],r8
8000593e:	c0 58       	rjmp	80005948 <_vfprintf_r+0x12ec>
80005940:	72 0b       	ld.w	r11,r9[0x0]
80005942:	14 97       	mov	r7,r10
80005944:	2f c9       	sub	r9,-4
80005946:	51 09       	stdsp	sp[0x40],r9
80005948:	50 1b       	stdsp	sp[0x4],r11
8000594a:	30 0e       	mov	lr,0
8000594c:	30 18       	mov	r8,1
8000594e:	50 0e       	stdsp	sp[0x0],lr
80005950:	c2 29       	rjmp	80005b94 <_vfprintf_r+0x1538>
80005952:	50 a7       	stdsp	sp[0x28],r7
80005954:	50 80       	stdsp	sp[0x20],r0
80005956:	0c 97       	mov	r7,r6
80005958:	04 94       	mov	r4,r2
8000595a:	06 96       	mov	r6,r3
8000595c:	02 92       	mov	r2,r1
8000595e:	fe cc b8 ea 	sub	r12,pc,-18198
80005962:	40 93       	lddsp	r3,sp[0x24]
80005964:	10 90       	mov	r0,r8
80005966:	40 41       	lddsp	r1,sp[0x10]
80005968:	50 dc       	stdsp	sp[0x34],r12
8000596a:	ed b5 00 05 	bld	r5,0x5
8000596e:	c5 51       	brne	80005a18 <_vfprintf_r+0x13bc>
80005970:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005974:	40 3b       	lddsp	r11,sp[0xc]
80005976:	58 0b       	cp.w	r11,0
80005978:	c2 20       	breq	800059bc <_vfprintf_r+0x1360>
8000597a:	10 36       	cp.w	r6,r8
8000597c:	c0 a4       	brge	80005990 <_vfprintf_r+0x1334>
8000597e:	fa ca f9 44 	sub	r10,sp,-1724
80005982:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005986:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000598a:	fa e9 00 00 	st.d	sp[0],r8
8000598e:	cf 28       	rjmp	80005b72 <_vfprintf_r+0x1516>
80005990:	fa c8 f9 50 	sub	r8,sp,-1712
80005994:	1a d8       	st.w	--sp,r8
80005996:	fa c8 fa b8 	sub	r8,sp,-1352
8000599a:	04 9a       	mov	r10,r2
8000599c:	1a d8       	st.w	--sp,r8
8000599e:	0c 9b       	mov	r11,r6
800059a0:	fa c8 fb b4 	sub	r8,sp,-1100
800059a4:	08 9c       	mov	r12,r4
800059a6:	1a d8       	st.w	--sp,r8
800059a8:	fa c8 f9 40 	sub	r8,sp,-1728
800059ac:	fa c9 ff b4 	sub	r9,sp,-76
800059b0:	fe b0 f4 c0 	rcall	80004330 <get_arg>
800059b4:	2f dd       	sub	sp,-12
800059b6:	f8 ea 00 00 	ld.d	r10,r12[0]
800059ba:	c0 c8       	rjmp	800059d2 <_vfprintf_r+0x1376>
800059bc:	ee ca ff ff 	sub	r10,r7,-1
800059c0:	10 37       	cp.w	r7,r8
800059c2:	c0 b4       	brge	800059d8 <_vfprintf_r+0x137c>
800059c4:	fa c9 f9 44 	sub	r9,sp,-1724
800059c8:	14 97       	mov	r7,r10
800059ca:	f2 06 00 36 	add	r6,r9,r6<<0x3
800059ce:	ec ea fd 88 	ld.d	r10,r6[-632]
800059d2:	fa eb 00 00 	st.d	sp[0],r10
800059d6:	cc e8       	rjmp	80005b72 <_vfprintf_r+0x1516>
800059d8:	41 09       	lddsp	r9,sp[0x40]
800059da:	59 f8       	cp.w	r8,31
800059dc:	e0 89 00 16 	brgt	80005a08 <_vfprintf_r+0x13ac>
800059e0:	f2 e6 00 00 	ld.d	r6,r9[0]
800059e4:	f2 cb ff f8 	sub	r11,r9,-8
800059e8:	fa e7 00 00 	st.d	sp[0],r6
800059ec:	51 0b       	stdsp	sp[0x40],r11
800059ee:	fa c6 f9 44 	sub	r6,sp,-1724
800059f2:	ec 08 00 39 	add	r9,r6,r8<<0x3
800059f6:	fa e6 00 00 	ld.d	r6,sp[0]
800059fa:	f2 e7 fd 88 	st.d	r9[-632],r6
800059fe:	2f f8       	sub	r8,-1
80005a00:	14 97       	mov	r7,r10
80005a02:	fb 48 06 b4 	st.w	sp[1716],r8
80005a06:	cb 68       	rjmp	80005b72 <_vfprintf_r+0x1516>
80005a08:	f2 e6 00 00 	ld.d	r6,r9[0]
80005a0c:	2f 89       	sub	r9,-8
80005a0e:	fa e7 00 00 	st.d	sp[0],r6
80005a12:	51 09       	stdsp	sp[0x40],r9
80005a14:	14 97       	mov	r7,r10
80005a16:	ca e8       	rjmp	80005b72 <_vfprintf_r+0x1516>
80005a18:	ed b5 00 04 	bld	r5,0x4
80005a1c:	c1 71       	brne	80005a4a <_vfprintf_r+0x13ee>
80005a1e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005a22:	40 3e       	lddsp	lr,sp[0xc]
80005a24:	58 0e       	cp.w	lr,0
80005a26:	c0 80       	breq	80005a36 <_vfprintf_r+0x13da>
80005a28:	10 36       	cp.w	r6,r8
80005a2a:	c6 94       	brge	80005afc <_vfprintf_r+0x14a0>
80005a2c:	fa cc f9 44 	sub	r12,sp,-1724
80005a30:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005a34:	c8 28       	rjmp	80005b38 <_vfprintf_r+0x14dc>
80005a36:	ee ca ff ff 	sub	r10,r7,-1
80005a3a:	10 37       	cp.w	r7,r8
80005a3c:	e0 84 00 81 	brge	80005b3e <_vfprintf_r+0x14e2>
80005a40:	fa cb f9 44 	sub	r11,sp,-1724
80005a44:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005a48:	c7 78       	rjmp	80005b36 <_vfprintf_r+0x14da>
80005a4a:	ed b5 00 06 	bld	r5,0x6
80005a4e:	c4 b1       	brne	80005ae4 <_vfprintf_r+0x1488>
80005a50:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005a54:	40 3c       	lddsp	r12,sp[0xc]
80005a56:	58 0c       	cp.w	r12,0
80005a58:	c1 d0       	breq	80005a92 <_vfprintf_r+0x1436>
80005a5a:	10 36       	cp.w	r6,r8
80005a5c:	c0 64       	brge	80005a68 <_vfprintf_r+0x140c>
80005a5e:	fa cb f9 44 	sub	r11,sp,-1724
80005a62:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005a66:	c1 f8       	rjmp	80005aa4 <_vfprintf_r+0x1448>
80005a68:	fa c8 f9 50 	sub	r8,sp,-1712
80005a6c:	1a d8       	st.w	--sp,r8
80005a6e:	fa c8 fa b8 	sub	r8,sp,-1352
80005a72:	1a d8       	st.w	--sp,r8
80005a74:	fa c8 fb b4 	sub	r8,sp,-1100
80005a78:	1a d8       	st.w	--sp,r8
80005a7a:	fa c8 f9 40 	sub	r8,sp,-1728
80005a7e:	fa c9 ff b4 	sub	r9,sp,-76
80005a82:	04 9a       	mov	r10,r2
80005a84:	0c 9b       	mov	r11,r6
80005a86:	08 9c       	mov	r12,r4
80005a88:	fe b0 f4 54 	rcall	80004330 <get_arg>
80005a8c:	2f dd       	sub	sp,-12
80005a8e:	98 18       	ld.sh	r8,r12[0x2]
80005a90:	c2 78       	rjmp	80005ade <_vfprintf_r+0x1482>
80005a92:	ee ca ff ff 	sub	r10,r7,-1
80005a96:	10 37       	cp.w	r7,r8
80005a98:	c0 a4       	brge	80005aac <_vfprintf_r+0x1450>
80005a9a:	fa c9 f9 44 	sub	r9,sp,-1724
80005a9e:	14 97       	mov	r7,r10
80005aa0:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005aa4:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005aa8:	c1 b8       	rjmp	80005ade <_vfprintf_r+0x1482>
80005aaa:	d7 03       	nop
80005aac:	41 09       	lddsp	r9,sp[0x40]
80005aae:	59 f8       	cp.w	r8,31
80005ab0:	e0 89 00 13 	brgt	80005ad6 <_vfprintf_r+0x147a>
80005ab4:	f2 cb ff fc 	sub	r11,r9,-4
80005ab8:	51 0b       	stdsp	sp[0x40],r11
80005aba:	72 09       	ld.w	r9,r9[0x0]
80005abc:	fa c6 f9 44 	sub	r6,sp,-1724
80005ac0:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005ac4:	2f f8       	sub	r8,-1
80005ac6:	f7 49 fd 88 	st.w	r11[-632],r9
80005aca:	fb 48 06 b4 	st.w	sp[1716],r8
80005ace:	14 97       	mov	r7,r10
80005ad0:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005ad4:	c0 58       	rjmp	80005ade <_vfprintf_r+0x1482>
80005ad6:	92 18       	ld.sh	r8,r9[0x2]
80005ad8:	14 97       	mov	r7,r10
80005ada:	2f c9       	sub	r9,-4
80005adc:	51 09       	stdsp	sp[0x40],r9
80005ade:	5c 78       	castu.h	r8
80005ae0:	50 18       	stdsp	sp[0x4],r8
80005ae2:	c4 68       	rjmp	80005b6e <_vfprintf_r+0x1512>
80005ae4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005ae8:	40 3c       	lddsp	r12,sp[0xc]
80005aea:	58 0c       	cp.w	r12,0
80005aec:	c1 d0       	breq	80005b26 <_vfprintf_r+0x14ca>
80005aee:	10 36       	cp.w	r6,r8
80005af0:	c0 64       	brge	80005afc <_vfprintf_r+0x14a0>
80005af2:	fa cb f9 44 	sub	r11,sp,-1724
80005af6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005afa:	c1 f8       	rjmp	80005b38 <_vfprintf_r+0x14dc>
80005afc:	fa c8 f9 50 	sub	r8,sp,-1712
80005b00:	1a d8       	st.w	--sp,r8
80005b02:	fa c8 fa b8 	sub	r8,sp,-1352
80005b06:	0c 9b       	mov	r11,r6
80005b08:	1a d8       	st.w	--sp,r8
80005b0a:	fa c8 fb b4 	sub	r8,sp,-1100
80005b0e:	04 9a       	mov	r10,r2
80005b10:	1a d8       	st.w	--sp,r8
80005b12:	08 9c       	mov	r12,r4
80005b14:	fa c8 f9 40 	sub	r8,sp,-1728
80005b18:	fa c9 ff b4 	sub	r9,sp,-76
80005b1c:	fe b0 f4 0a 	rcall	80004330 <get_arg>
80005b20:	2f dd       	sub	sp,-12
80005b22:	78 0b       	ld.w	r11,r12[0x0]
80005b24:	c2 48       	rjmp	80005b6c <_vfprintf_r+0x1510>
80005b26:	ee ca ff ff 	sub	r10,r7,-1
80005b2a:	10 37       	cp.w	r7,r8
80005b2c:	c0 94       	brge	80005b3e <_vfprintf_r+0x14e2>
80005b2e:	fa c9 f9 44 	sub	r9,sp,-1724
80005b32:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005b36:	14 97       	mov	r7,r10
80005b38:	ec fb fd 88 	ld.w	r11,r6[-632]
80005b3c:	c1 88       	rjmp	80005b6c <_vfprintf_r+0x1510>
80005b3e:	41 09       	lddsp	r9,sp[0x40]
80005b40:	59 f8       	cp.w	r8,31
80005b42:	e0 89 00 11 	brgt	80005b64 <_vfprintf_r+0x1508>
80005b46:	f2 cb ff fc 	sub	r11,r9,-4
80005b4a:	51 0b       	stdsp	sp[0x40],r11
80005b4c:	fa c6 f9 44 	sub	r6,sp,-1724
80005b50:	72 0b       	ld.w	r11,r9[0x0]
80005b52:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005b56:	f3 4b fd 88 	st.w	r9[-632],r11
80005b5a:	2f f8       	sub	r8,-1
80005b5c:	14 97       	mov	r7,r10
80005b5e:	fb 48 06 b4 	st.w	sp[1716],r8
80005b62:	c0 58       	rjmp	80005b6c <_vfprintf_r+0x1510>
80005b64:	72 0b       	ld.w	r11,r9[0x0]
80005b66:	14 97       	mov	r7,r10
80005b68:	2f c9       	sub	r9,-4
80005b6a:	51 09       	stdsp	sp[0x40],r9
80005b6c:	50 1b       	stdsp	sp[0x4],r11
80005b6e:	30 0e       	mov	lr,0
80005b70:	50 0e       	stdsp	sp[0x0],lr
80005b72:	40 08       	lddsp	r8,sp[0x0]
80005b74:	40 1c       	lddsp	r12,sp[0x4]
80005b76:	18 48       	or	r8,r12
80005b78:	5f 19       	srne	r9
80005b7a:	0a 98       	mov	r8,r5
80005b7c:	eb e9 00 09 	and	r9,r5,r9
80005b80:	a1 b8       	sbr	r8,0x1
80005b82:	58 09       	cp.w	r9,0
80005b84:	c0 70       	breq	80005b92 <_vfprintf_r+0x1536>
80005b86:	10 95       	mov	r5,r8
80005b88:	fb 60 06 b9 	st.b	sp[1721],r0
80005b8c:	33 08       	mov	r8,48
80005b8e:	fb 68 06 b8 	st.b	sp[1720],r8
80005b92:	30 28       	mov	r8,2
80005b94:	30 09       	mov	r9,0
80005b96:	fb 69 06 bb 	st.b	sp[1723],r9
80005b9a:	0a 99       	mov	r9,r5
80005b9c:	a7 d9       	cbr	r9,0x7
80005b9e:	40 2b       	lddsp	r11,sp[0x8]
80005ba0:	40 16       	lddsp	r6,sp[0x4]
80005ba2:	58 0b       	cp.w	r11,0
80005ba4:	5f 1a       	srne	r10
80005ba6:	f2 05 17 40 	movge	r5,r9
80005baa:	fa c2 f9 78 	sub	r2,sp,-1672
80005bae:	40 09       	lddsp	r9,sp[0x0]
80005bb0:	0c 49       	or	r9,r6
80005bb2:	5f 19       	srne	r9
80005bb4:	f5 e9 10 09 	or	r9,r10,r9
80005bb8:	c5 c0       	breq	80005c70 <_vfprintf_r+0x1614>
80005bba:	30 19       	mov	r9,1
80005bbc:	f2 08 18 00 	cp.b	r8,r9
80005bc0:	c0 60       	breq	80005bcc <_vfprintf_r+0x1570>
80005bc2:	30 29       	mov	r9,2
80005bc4:	f2 08 18 00 	cp.b	r8,r9
80005bc8:	c0 41       	brne	80005bd0 <_vfprintf_r+0x1574>
80005bca:	c3 c8       	rjmp	80005c42 <_vfprintf_r+0x15e6>
80005bcc:	04 96       	mov	r6,r2
80005bce:	c3 08       	rjmp	80005c2e <_vfprintf_r+0x15d2>
80005bd0:	04 96       	mov	r6,r2
80005bd2:	fa e8 00 00 	ld.d	r8,sp[0]
80005bd6:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80005bda:	2d 0a       	sub	r10,-48
80005bdc:	0c fa       	st.b	--r6,r10
80005bde:	f0 0b 16 03 	lsr	r11,r8,0x3
80005be2:	f2 0c 16 03 	lsr	r12,r9,0x3
80005be6:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80005bea:	18 99       	mov	r9,r12
80005bec:	16 98       	mov	r8,r11
80005bee:	58 08       	cp.w	r8,0
80005bf0:	5c 29       	cpc	r9
80005bf2:	cf 21       	brne	80005bd6 <_vfprintf_r+0x157a>
80005bf4:	fa e9 00 00 	st.d	sp[0],r8
80005bf8:	ed b5 00 00 	bld	r5,0x0
80005bfc:	c4 51       	brne	80005c86 <_vfprintf_r+0x162a>
80005bfe:	33 09       	mov	r9,48
80005c00:	f2 0a 18 00 	cp.b	r10,r9
80005c04:	c4 10       	breq	80005c86 <_vfprintf_r+0x162a>
80005c06:	0c f9       	st.b	--r6,r9
80005c08:	c3 f8       	rjmp	80005c86 <_vfprintf_r+0x162a>
80005c0a:	fa ea 00 00 	ld.d	r10,sp[0]
80005c0e:	30 a8       	mov	r8,10
80005c10:	30 09       	mov	r9,0
80005c12:	e0 a0 1b 99 	rcall	80009344 <__avr32_umod64>
80005c16:	30 a8       	mov	r8,10
80005c18:	2d 0a       	sub	r10,-48
80005c1a:	30 09       	mov	r9,0
80005c1c:	ac 8a       	st.b	r6[0x0],r10
80005c1e:	fa ea 00 00 	ld.d	r10,sp[0]
80005c22:	fe b0 f1 8e 	rcall	80003f3e <__avr32_udiv64>
80005c26:	16 99       	mov	r9,r11
80005c28:	14 98       	mov	r8,r10
80005c2a:	fa e9 00 00 	st.d	sp[0],r8
80005c2e:	20 16       	sub	r6,1
80005c30:	fa ea 00 00 	ld.d	r10,sp[0]
80005c34:	58 9a       	cp.w	r10,9
80005c36:	5c 2b       	cpc	r11
80005c38:	fe 9b ff e9 	brhi	80005c0a <_vfprintf_r+0x15ae>
80005c3c:	1b f8       	ld.ub	r8,sp[0x7]
80005c3e:	2d 08       	sub	r8,-48
80005c40:	c2 08       	rjmp	80005c80 <_vfprintf_r+0x1624>
80005c42:	04 96       	mov	r6,r2
80005c44:	fa e8 00 00 	ld.d	r8,sp[0]
80005c48:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80005c4c:	40 de       	lddsp	lr,sp[0x34]
80005c4e:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80005c52:	0c fa       	st.b	--r6,r10
80005c54:	f2 0b 16 04 	lsr	r11,r9,0x4
80005c58:	f0 0a 16 04 	lsr	r10,r8,0x4
80005c5c:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80005c60:	16 99       	mov	r9,r11
80005c62:	14 98       	mov	r8,r10
80005c64:	58 08       	cp.w	r8,0
80005c66:	5c 29       	cpc	r9
80005c68:	cf 01       	brne	80005c48 <_vfprintf_r+0x15ec>
80005c6a:	fa e9 00 00 	st.d	sp[0],r8
80005c6e:	c0 c8       	rjmp	80005c86 <_vfprintf_r+0x162a>
80005c70:	58 08       	cp.w	r8,0
80005c72:	c0 91       	brne	80005c84 <_vfprintf_r+0x1628>
80005c74:	ed b5 00 00 	bld	r5,0x0
80005c78:	c0 61       	brne	80005c84 <_vfprintf_r+0x1628>
80005c7a:	fa c6 f9 79 	sub	r6,sp,-1671
80005c7e:	33 08       	mov	r8,48
80005c80:	ac 88       	st.b	r6[0x0],r8
80005c82:	c0 28       	rjmp	80005c86 <_vfprintf_r+0x162a>
80005c84:	04 96       	mov	r6,r2
80005c86:	0c 12       	sub	r2,r6
80005c88:	c1 c8       	rjmp	80005cc0 <_vfprintf_r+0x1664>
80005c8a:	50 a7       	stdsp	sp[0x28],r7
80005c8c:	50 80       	stdsp	sp[0x20],r0
80005c8e:	40 93       	lddsp	r3,sp[0x24]
80005c90:	0c 97       	mov	r7,r6
80005c92:	10 90       	mov	r0,r8
80005c94:	04 94       	mov	r4,r2
80005c96:	40 41       	lddsp	r1,sp[0x10]
80005c98:	58 08       	cp.w	r8,0
80005c9a:	e0 80 04 4f 	breq	80006538 <_vfprintf_r+0x1edc>
80005c9e:	fb 68 06 60 	st.b	sp[1632],r8
80005ca2:	30 0c       	mov	r12,0
80005ca4:	30 08       	mov	r8,0
80005ca6:	30 12       	mov	r2,1
80005ca8:	fb 68 06 bb 	st.b	sp[1723],r8
80005cac:	50 2c       	stdsp	sp[0x8],r12
80005cae:	fa c6 f9 a0 	sub	r6,sp,-1632
80005cb2:	c0 78       	rjmp	80005cc0 <_vfprintf_r+0x1664>
80005cb4:	30 0b       	mov	r11,0
80005cb6:	50 2b       	stdsp	sp[0x8],r11
80005cb8:	c0 48       	rjmp	80005cc0 <_vfprintf_r+0x1664>
80005cba:	40 22       	lddsp	r2,sp[0x8]
80005cbc:	30 0a       	mov	r10,0
80005cbe:	50 2a       	stdsp	sp[0x8],r10
80005cc0:	40 29       	lddsp	r9,sp[0x8]
80005cc2:	e4 09 0c 49 	max	r9,r2,r9
80005cc6:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005cca:	50 39       	stdsp	sp[0xc],r9
80005ccc:	0a 9e       	mov	lr,r5
80005cce:	30 09       	mov	r9,0
80005cd0:	e2 1e 00 02 	andl	lr,0x2,COH
80005cd4:	f2 08 18 00 	cp.b	r8,r9
80005cd8:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80005cdc:	f7 b8 01 ff 	subne	r8,-1
80005ce0:	fb f8 1a 03 	st.wne	sp[0xc],r8
80005ce4:	0a 9b       	mov	r11,r5
80005ce6:	58 0e       	cp.w	lr,0
80005ce8:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80005cec:	f7 bc 01 fe 	subne	r12,-2
80005cf0:	fb fc 1a 03 	st.wne	sp[0xc],r12
80005cf4:	e2 1b 00 84 	andl	r11,0x84,COH
80005cf8:	50 fe       	stdsp	sp[0x3c],lr
80005cfa:	50 9b       	stdsp	sp[0x24],r11
80005cfc:	c4 71       	brne	80005d8a <_vfprintf_r+0x172e>
80005cfe:	40 8a       	lddsp	r10,sp[0x20]
80005d00:	40 39       	lddsp	r9,sp[0xc]
80005d02:	12 1a       	sub	r10,r9
80005d04:	50 4a       	stdsp	sp[0x10],r10
80005d06:	58 0a       	cp.w	r10,0
80005d08:	e0 89 00 20 	brgt	80005d48 <_vfprintf_r+0x16ec>
80005d0c:	c3 f8       	rjmp	80005d8a <_vfprintf_r+0x172e>
80005d0e:	2f 09       	sub	r9,-16
80005d10:	2f f8       	sub	r8,-1
80005d12:	fe ce bc 86 	sub	lr,pc,-17274
80005d16:	31 0c       	mov	r12,16
80005d18:	fb 49 06 90 	st.w	sp[1680],r9
80005d1c:	87 0e       	st.w	r3[0x0],lr
80005d1e:	87 1c       	st.w	r3[0x4],r12
80005d20:	fb 48 06 8c 	st.w	sp[1676],r8
80005d24:	58 78       	cp.w	r8,7
80005d26:	e0 89 00 04 	brgt	80005d2e <_vfprintf_r+0x16d2>
80005d2a:	2f 83       	sub	r3,-8
80005d2c:	c0 b8       	rjmp	80005d42 <_vfprintf_r+0x16e6>
80005d2e:	fa ca f9 78 	sub	r10,sp,-1672
80005d32:	02 9b       	mov	r11,r1
80005d34:	08 9c       	mov	r12,r4
80005d36:	fe b0 f4 85 	rcall	80004640 <__sprint_r>
80005d3a:	e0 81 04 10 	brne	8000655a <_vfprintf_r+0x1efe>
80005d3e:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d42:	40 4b       	lddsp	r11,sp[0x10]
80005d44:	21 0b       	sub	r11,16
80005d46:	50 4b       	stdsp	sp[0x10],r11
80005d48:	fa f9 06 90 	ld.w	r9,sp[1680]
80005d4c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d50:	fe ca bc c4 	sub	r10,pc,-17212
80005d54:	40 4e       	lddsp	lr,sp[0x10]
80005d56:	59 0e       	cp.w	lr,16
80005d58:	fe 99 ff db 	brgt	80005d0e <_vfprintf_r+0x16b2>
80005d5c:	1c 09       	add	r9,lr
80005d5e:	2f f8       	sub	r8,-1
80005d60:	87 0a       	st.w	r3[0x0],r10
80005d62:	fb 49 06 90 	st.w	sp[1680],r9
80005d66:	87 1e       	st.w	r3[0x4],lr
80005d68:	fb 48 06 8c 	st.w	sp[1676],r8
80005d6c:	58 78       	cp.w	r8,7
80005d6e:	e0 89 00 04 	brgt	80005d76 <_vfprintf_r+0x171a>
80005d72:	2f 83       	sub	r3,-8
80005d74:	c0 b8       	rjmp	80005d8a <_vfprintf_r+0x172e>
80005d76:	fa ca f9 78 	sub	r10,sp,-1672
80005d7a:	02 9b       	mov	r11,r1
80005d7c:	08 9c       	mov	r12,r4
80005d7e:	fe b0 f4 61 	rcall	80004640 <__sprint_r>
80005d82:	e0 81 03 ec 	brne	8000655a <_vfprintf_r+0x1efe>
80005d86:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d8a:	30 09       	mov	r9,0
80005d8c:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005d90:	f2 08 18 00 	cp.b	r8,r9
80005d94:	c1 f0       	breq	80005dd2 <_vfprintf_r+0x1776>
80005d96:	fa f8 06 90 	ld.w	r8,sp[1680]
80005d9a:	fa c9 f9 45 	sub	r9,sp,-1723
80005d9e:	2f f8       	sub	r8,-1
80005da0:	87 09       	st.w	r3[0x0],r9
80005da2:	fb 48 06 90 	st.w	sp[1680],r8
80005da6:	30 19       	mov	r9,1
80005da8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005dac:	87 19       	st.w	r3[0x4],r9
80005dae:	2f f8       	sub	r8,-1
80005db0:	fb 48 06 8c 	st.w	sp[1676],r8
80005db4:	58 78       	cp.w	r8,7
80005db6:	e0 89 00 04 	brgt	80005dbe <_vfprintf_r+0x1762>
80005dba:	2f 83       	sub	r3,-8
80005dbc:	c0 b8       	rjmp	80005dd2 <_vfprintf_r+0x1776>
80005dbe:	fa ca f9 78 	sub	r10,sp,-1672
80005dc2:	02 9b       	mov	r11,r1
80005dc4:	08 9c       	mov	r12,r4
80005dc6:	fe b0 f4 3d 	rcall	80004640 <__sprint_r>
80005dca:	e0 81 03 c8 	brne	8000655a <_vfprintf_r+0x1efe>
80005dce:	fa c3 f9 e0 	sub	r3,sp,-1568
80005dd2:	40 fc       	lddsp	r12,sp[0x3c]
80005dd4:	58 0c       	cp.w	r12,0
80005dd6:	c1 f0       	breq	80005e14 <_vfprintf_r+0x17b8>
80005dd8:	fa f8 06 90 	ld.w	r8,sp[1680]
80005ddc:	fa c9 f9 48 	sub	r9,sp,-1720
80005de0:	2f e8       	sub	r8,-2
80005de2:	87 09       	st.w	r3[0x0],r9
80005de4:	fb 48 06 90 	st.w	sp[1680],r8
80005de8:	30 29       	mov	r9,2
80005dea:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005dee:	87 19       	st.w	r3[0x4],r9
80005df0:	2f f8       	sub	r8,-1
80005df2:	fb 48 06 8c 	st.w	sp[1676],r8
80005df6:	58 78       	cp.w	r8,7
80005df8:	e0 89 00 04 	brgt	80005e00 <_vfprintf_r+0x17a4>
80005dfc:	2f 83       	sub	r3,-8
80005dfe:	c0 b8       	rjmp	80005e14 <_vfprintf_r+0x17b8>
80005e00:	fa ca f9 78 	sub	r10,sp,-1672
80005e04:	02 9b       	mov	r11,r1
80005e06:	08 9c       	mov	r12,r4
80005e08:	fe b0 f4 1c 	rcall	80004640 <__sprint_r>
80005e0c:	e0 81 03 a7 	brne	8000655a <_vfprintf_r+0x1efe>
80005e10:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e14:	40 9b       	lddsp	r11,sp[0x24]
80005e16:	e0 4b 00 80 	cp.w	r11,128
80005e1a:	c4 71       	brne	80005ea8 <_vfprintf_r+0x184c>
80005e1c:	40 8a       	lddsp	r10,sp[0x20]
80005e1e:	40 39       	lddsp	r9,sp[0xc]
80005e20:	12 1a       	sub	r10,r9
80005e22:	50 4a       	stdsp	sp[0x10],r10
80005e24:	58 0a       	cp.w	r10,0
80005e26:	e0 89 00 20 	brgt	80005e66 <_vfprintf_r+0x180a>
80005e2a:	c3 f8       	rjmp	80005ea8 <_vfprintf_r+0x184c>
80005e2c:	2f 09       	sub	r9,-16
80005e2e:	2f f8       	sub	r8,-1
80005e30:	fe ce bd 94 	sub	lr,pc,-17004
80005e34:	31 0c       	mov	r12,16
80005e36:	fb 49 06 90 	st.w	sp[1680],r9
80005e3a:	87 0e       	st.w	r3[0x0],lr
80005e3c:	87 1c       	st.w	r3[0x4],r12
80005e3e:	fb 48 06 8c 	st.w	sp[1676],r8
80005e42:	58 78       	cp.w	r8,7
80005e44:	e0 89 00 04 	brgt	80005e4c <_vfprintf_r+0x17f0>
80005e48:	2f 83       	sub	r3,-8
80005e4a:	c0 b8       	rjmp	80005e60 <_vfprintf_r+0x1804>
80005e4c:	fa ca f9 78 	sub	r10,sp,-1672
80005e50:	02 9b       	mov	r11,r1
80005e52:	08 9c       	mov	r12,r4
80005e54:	fe b0 f3 f6 	rcall	80004640 <__sprint_r>
80005e58:	e0 81 03 81 	brne	8000655a <_vfprintf_r+0x1efe>
80005e5c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e60:	40 4b       	lddsp	r11,sp[0x10]
80005e62:	21 0b       	sub	r11,16
80005e64:	50 4b       	stdsp	sp[0x10],r11
80005e66:	fa f9 06 90 	ld.w	r9,sp[1680]
80005e6a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e6e:	fe ca bd d2 	sub	r10,pc,-16942
80005e72:	40 4e       	lddsp	lr,sp[0x10]
80005e74:	59 0e       	cp.w	lr,16
80005e76:	fe 99 ff db 	brgt	80005e2c <_vfprintf_r+0x17d0>
80005e7a:	1c 09       	add	r9,lr
80005e7c:	2f f8       	sub	r8,-1
80005e7e:	87 0a       	st.w	r3[0x0],r10
80005e80:	fb 49 06 90 	st.w	sp[1680],r9
80005e84:	87 1e       	st.w	r3[0x4],lr
80005e86:	fb 48 06 8c 	st.w	sp[1676],r8
80005e8a:	58 78       	cp.w	r8,7
80005e8c:	e0 89 00 04 	brgt	80005e94 <_vfprintf_r+0x1838>
80005e90:	2f 83       	sub	r3,-8
80005e92:	c0 b8       	rjmp	80005ea8 <_vfprintf_r+0x184c>
80005e94:	fa ca f9 78 	sub	r10,sp,-1672
80005e98:	02 9b       	mov	r11,r1
80005e9a:	08 9c       	mov	r12,r4
80005e9c:	fe b0 f3 d2 	rcall	80004640 <__sprint_r>
80005ea0:	e0 81 03 5d 	brne	8000655a <_vfprintf_r+0x1efe>
80005ea4:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ea8:	40 2c       	lddsp	r12,sp[0x8]
80005eaa:	04 1c       	sub	r12,r2
80005eac:	50 2c       	stdsp	sp[0x8],r12
80005eae:	58 0c       	cp.w	r12,0
80005eb0:	e0 89 00 20 	brgt	80005ef0 <_vfprintf_r+0x1894>
80005eb4:	c3 f8       	rjmp	80005f32 <_vfprintf_r+0x18d6>
80005eb6:	2f 09       	sub	r9,-16
80005eb8:	2f f8       	sub	r8,-1
80005eba:	fe cb be 1e 	sub	r11,pc,-16866
80005ebe:	31 0a       	mov	r10,16
80005ec0:	fb 49 06 90 	st.w	sp[1680],r9
80005ec4:	87 0b       	st.w	r3[0x0],r11
80005ec6:	87 1a       	st.w	r3[0x4],r10
80005ec8:	fb 48 06 8c 	st.w	sp[1676],r8
80005ecc:	58 78       	cp.w	r8,7
80005ece:	e0 89 00 04 	brgt	80005ed6 <_vfprintf_r+0x187a>
80005ed2:	2f 83       	sub	r3,-8
80005ed4:	c0 b8       	rjmp	80005eea <_vfprintf_r+0x188e>
80005ed6:	fa ca f9 78 	sub	r10,sp,-1672
80005eda:	02 9b       	mov	r11,r1
80005edc:	08 9c       	mov	r12,r4
80005ede:	fe b0 f3 b1 	rcall	80004640 <__sprint_r>
80005ee2:	e0 81 03 3c 	brne	8000655a <_vfprintf_r+0x1efe>
80005ee6:	fa c3 f9 e0 	sub	r3,sp,-1568
80005eea:	40 29       	lddsp	r9,sp[0x8]
80005eec:	21 09       	sub	r9,16
80005eee:	50 29       	stdsp	sp[0x8],r9
80005ef0:	fa f9 06 90 	ld.w	r9,sp[1680]
80005ef4:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ef8:	fe ca be 5c 	sub	r10,pc,-16804
80005efc:	40 2e       	lddsp	lr,sp[0x8]
80005efe:	59 0e       	cp.w	lr,16
80005f00:	fe 99 ff db 	brgt	80005eb6 <_vfprintf_r+0x185a>
80005f04:	1c 09       	add	r9,lr
80005f06:	2f f8       	sub	r8,-1
80005f08:	87 0a       	st.w	r3[0x0],r10
80005f0a:	fb 49 06 90 	st.w	sp[1680],r9
80005f0e:	87 1e       	st.w	r3[0x4],lr
80005f10:	fb 48 06 8c 	st.w	sp[1676],r8
80005f14:	58 78       	cp.w	r8,7
80005f16:	e0 89 00 04 	brgt	80005f1e <_vfprintf_r+0x18c2>
80005f1a:	2f 83       	sub	r3,-8
80005f1c:	c0 b8       	rjmp	80005f32 <_vfprintf_r+0x18d6>
80005f1e:	fa ca f9 78 	sub	r10,sp,-1672
80005f22:	02 9b       	mov	r11,r1
80005f24:	08 9c       	mov	r12,r4
80005f26:	fe b0 f3 8d 	rcall	80004640 <__sprint_r>
80005f2a:	e0 81 03 18 	brne	8000655a <_vfprintf_r+0x1efe>
80005f2e:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f32:	ed b5 00 08 	bld	r5,0x8
80005f36:	c0 b0       	breq	80005f4c <_vfprintf_r+0x18f0>
80005f38:	fa f8 06 90 	ld.w	r8,sp[1680]
80005f3c:	87 12       	st.w	r3[0x4],r2
80005f3e:	87 06       	st.w	r3[0x0],r6
80005f40:	f0 02 00 02 	add	r2,r8,r2
80005f44:	fb 42 06 90 	st.w	sp[1680],r2
80005f48:	e0 8f 01 d4 	bral	800062f0 <_vfprintf_r+0x1c94>
80005f4c:	e0 40 00 65 	cp.w	r0,101
80005f50:	e0 8a 01 d6 	brle	800062fc <_vfprintf_r+0x1ca0>
80005f54:	30 08       	mov	r8,0
80005f56:	30 09       	mov	r9,0
80005f58:	40 5b       	lddsp	r11,sp[0x14]
80005f5a:	40 7a       	lddsp	r10,sp[0x1c]
80005f5c:	e0 a0 17 ed 	rcall	80008f36 <__avr32_f64_cmp_eq>
80005f60:	c7 90       	breq	80006052 <_vfprintf_r+0x19f6>
80005f62:	fa f8 06 90 	ld.w	r8,sp[1680]
80005f66:	fe c9 be de 	sub	r9,pc,-16674
80005f6a:	2f f8       	sub	r8,-1
80005f6c:	87 09       	st.w	r3[0x0],r9
80005f6e:	fb 48 06 90 	st.w	sp[1680],r8
80005f72:	30 19       	mov	r9,1
80005f74:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f78:	87 19       	st.w	r3[0x4],r9
80005f7a:	2f f8       	sub	r8,-1
80005f7c:	fb 48 06 8c 	st.w	sp[1676],r8
80005f80:	58 78       	cp.w	r8,7
80005f82:	e0 89 00 05 	brgt	80005f8c <_vfprintf_r+0x1930>
80005f86:	2f 83       	sub	r3,-8
80005f88:	c0 c8       	rjmp	80005fa0 <_vfprintf_r+0x1944>
80005f8a:	d7 03       	nop
80005f8c:	fa ca f9 78 	sub	r10,sp,-1672
80005f90:	02 9b       	mov	r11,r1
80005f92:	08 9c       	mov	r12,r4
80005f94:	fe b0 f3 56 	rcall	80004640 <__sprint_r>
80005f98:	e0 81 02 e1 	brne	8000655a <_vfprintf_r+0x1efe>
80005f9c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005fa0:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005fa4:	40 6c       	lddsp	r12,sp[0x18]
80005fa6:	18 38       	cp.w	r8,r12
80005fa8:	c0 55       	brlt	80005fb2 <_vfprintf_r+0x1956>
80005faa:	ed b5 00 00 	bld	r5,0x0
80005fae:	e0 81 02 6b 	brne	80006484 <_vfprintf_r+0x1e28>
80005fb2:	fa f8 06 90 	ld.w	r8,sp[1680]
80005fb6:	2f f8       	sub	r8,-1
80005fb8:	40 cb       	lddsp	r11,sp[0x30]
80005fba:	fb 48 06 90 	st.w	sp[1680],r8
80005fbe:	30 19       	mov	r9,1
80005fc0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005fc4:	87 0b       	st.w	r3[0x0],r11
80005fc6:	2f f8       	sub	r8,-1
80005fc8:	87 19       	st.w	r3[0x4],r9
80005fca:	fb 48 06 8c 	st.w	sp[1676],r8
80005fce:	58 78       	cp.w	r8,7
80005fd0:	e0 89 00 04 	brgt	80005fd8 <_vfprintf_r+0x197c>
80005fd4:	2f 83       	sub	r3,-8
80005fd6:	c0 b8       	rjmp	80005fec <_vfprintf_r+0x1990>
80005fd8:	fa ca f9 78 	sub	r10,sp,-1672
80005fdc:	02 9b       	mov	r11,r1
80005fde:	08 9c       	mov	r12,r4
80005fe0:	fe b0 f3 30 	rcall	80004640 <__sprint_r>
80005fe4:	e0 81 02 bb 	brne	8000655a <_vfprintf_r+0x1efe>
80005fe8:	fa c3 f9 e0 	sub	r3,sp,-1568
80005fec:	40 66       	lddsp	r6,sp[0x18]
80005fee:	20 16       	sub	r6,1
80005ff0:	58 06       	cp.w	r6,0
80005ff2:	e0 89 00 1d 	brgt	8000602c <_vfprintf_r+0x19d0>
80005ff6:	e0 8f 02 47 	bral	80006484 <_vfprintf_r+0x1e28>
80005ffa:	2f 09       	sub	r9,-16
80005ffc:	2f f8       	sub	r8,-1
80005ffe:	fb 49 06 90 	st.w	sp[1680],r9
80006002:	87 02       	st.w	r3[0x0],r2
80006004:	87 10       	st.w	r3[0x4],r0
80006006:	fb 48 06 8c 	st.w	sp[1676],r8
8000600a:	58 78       	cp.w	r8,7
8000600c:	e0 89 00 04 	brgt	80006014 <_vfprintf_r+0x19b8>
80006010:	2f 83       	sub	r3,-8
80006012:	c0 b8       	rjmp	80006028 <_vfprintf_r+0x19cc>
80006014:	fa ca f9 78 	sub	r10,sp,-1672
80006018:	02 9b       	mov	r11,r1
8000601a:	08 9c       	mov	r12,r4
8000601c:	fe b0 f3 12 	rcall	80004640 <__sprint_r>
80006020:	e0 81 02 9d 	brne	8000655a <_vfprintf_r+0x1efe>
80006024:	fa c3 f9 e0 	sub	r3,sp,-1568
80006028:	21 06       	sub	r6,16
8000602a:	c0 48       	rjmp	80006032 <_vfprintf_r+0x19d6>
8000602c:	fe c2 bf 90 	sub	r2,pc,-16496
80006030:	31 00       	mov	r0,16
80006032:	fa f9 06 90 	ld.w	r9,sp[1680]
80006036:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000603a:	fe ca bf 9e 	sub	r10,pc,-16482
8000603e:	59 06       	cp.w	r6,16
80006040:	fe 99 ff dd 	brgt	80005ffa <_vfprintf_r+0x199e>
80006044:	0c 09       	add	r9,r6
80006046:	87 0a       	st.w	r3[0x0],r10
80006048:	fb 49 06 90 	st.w	sp[1680],r9
8000604c:	2f f8       	sub	r8,-1
8000604e:	87 16       	st.w	r3[0x4],r6
80006050:	c5 39       	rjmp	800062f6 <_vfprintf_r+0x1c9a>
80006052:	fa fa 06 ac 	ld.w	r10,sp[1708]
80006056:	58 0a       	cp.w	r10,0
80006058:	e0 89 00 92 	brgt	8000617c <_vfprintf_r+0x1b20>
8000605c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006060:	fe c9 bf d8 	sub	r9,pc,-16424
80006064:	2f f8       	sub	r8,-1
80006066:	87 09       	st.w	r3[0x0],r9
80006068:	fb 48 06 90 	st.w	sp[1680],r8
8000606c:	30 19       	mov	r9,1
8000606e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006072:	87 19       	st.w	r3[0x4],r9
80006074:	2f f8       	sub	r8,-1
80006076:	fb 48 06 8c 	st.w	sp[1676],r8
8000607a:	58 78       	cp.w	r8,7
8000607c:	e0 89 00 04 	brgt	80006084 <_vfprintf_r+0x1a28>
80006080:	2f 83       	sub	r3,-8
80006082:	c0 b8       	rjmp	80006098 <_vfprintf_r+0x1a3c>
80006084:	fa ca f9 78 	sub	r10,sp,-1672
80006088:	02 9b       	mov	r11,r1
8000608a:	08 9c       	mov	r12,r4
8000608c:	fe b0 f2 da 	rcall	80004640 <__sprint_r>
80006090:	e0 81 02 65 	brne	8000655a <_vfprintf_r+0x1efe>
80006094:	fa c3 f9 e0 	sub	r3,sp,-1568
80006098:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000609c:	58 08       	cp.w	r8,0
8000609e:	c0 81       	brne	800060ae <_vfprintf_r+0x1a52>
800060a0:	40 6a       	lddsp	r10,sp[0x18]
800060a2:	58 0a       	cp.w	r10,0
800060a4:	c0 51       	brne	800060ae <_vfprintf_r+0x1a52>
800060a6:	ed b5 00 00 	bld	r5,0x0
800060aa:	e0 81 01 ed 	brne	80006484 <_vfprintf_r+0x1e28>
800060ae:	40 c9       	lddsp	r9,sp[0x30]
800060b0:	fa f8 06 90 	ld.w	r8,sp[1680]
800060b4:	2f f8       	sub	r8,-1
800060b6:	87 09       	st.w	r3[0x0],r9
800060b8:	fb 48 06 90 	st.w	sp[1680],r8
800060bc:	30 19       	mov	r9,1
800060be:	fa f8 06 8c 	ld.w	r8,sp[1676]
800060c2:	87 19       	st.w	r3[0x4],r9
800060c4:	2f f8       	sub	r8,-1
800060c6:	fb 48 06 8c 	st.w	sp[1676],r8
800060ca:	58 78       	cp.w	r8,7
800060cc:	e0 89 00 04 	brgt	800060d4 <_vfprintf_r+0x1a78>
800060d0:	2f 83       	sub	r3,-8
800060d2:	c0 b8       	rjmp	800060e8 <_vfprintf_r+0x1a8c>
800060d4:	fa ca f9 78 	sub	r10,sp,-1672
800060d8:	02 9b       	mov	r11,r1
800060da:	08 9c       	mov	r12,r4
800060dc:	fe b0 f2 b2 	rcall	80004640 <__sprint_r>
800060e0:	e0 81 02 3d 	brne	8000655a <_vfprintf_r+0x1efe>
800060e4:	fa c3 f9 e0 	sub	r3,sp,-1568
800060e8:	fa f2 06 ac 	ld.w	r2,sp[1708]
800060ec:	5c 32       	neg	r2
800060ee:	58 02       	cp.w	r2,0
800060f0:	e0 89 00 1d 	brgt	8000612a <_vfprintf_r+0x1ace>
800060f4:	c3 d8       	rjmp	8000616e <_vfprintf_r+0x1b12>
800060f6:	2f 09       	sub	r9,-16
800060f8:	2f f8       	sub	r8,-1
800060fa:	31 0e       	mov	lr,16
800060fc:	fb 49 06 90 	st.w	sp[1680],r9
80006100:	87 00       	st.w	r3[0x0],r0
80006102:	87 1e       	st.w	r3[0x4],lr
80006104:	fb 48 06 8c 	st.w	sp[1676],r8
80006108:	58 78       	cp.w	r8,7
8000610a:	e0 89 00 04 	brgt	80006112 <_vfprintf_r+0x1ab6>
8000610e:	2f 83       	sub	r3,-8
80006110:	c0 b8       	rjmp	80006126 <_vfprintf_r+0x1aca>
80006112:	fa ca f9 78 	sub	r10,sp,-1672
80006116:	02 9b       	mov	r11,r1
80006118:	08 9c       	mov	r12,r4
8000611a:	fe b0 f2 93 	rcall	80004640 <__sprint_r>
8000611e:	e0 81 02 1e 	brne	8000655a <_vfprintf_r+0x1efe>
80006122:	fa c3 f9 e0 	sub	r3,sp,-1568
80006126:	21 02       	sub	r2,16
80006128:	c0 38       	rjmp	8000612e <_vfprintf_r+0x1ad2>
8000612a:	fe c0 c0 8e 	sub	r0,pc,-16242
8000612e:	fa f9 06 90 	ld.w	r9,sp[1680]
80006132:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006136:	fe ca c0 9a 	sub	r10,pc,-16230
8000613a:	59 02       	cp.w	r2,16
8000613c:	fe 99 ff dd 	brgt	800060f6 <_vfprintf_r+0x1a9a>
80006140:	04 09       	add	r9,r2
80006142:	2f f8       	sub	r8,-1
80006144:	87 0a       	st.w	r3[0x0],r10
80006146:	fb 49 06 90 	st.w	sp[1680],r9
8000614a:	87 12       	st.w	r3[0x4],r2
8000614c:	fb 48 06 8c 	st.w	sp[1676],r8
80006150:	58 78       	cp.w	r8,7
80006152:	e0 89 00 04 	brgt	8000615a <_vfprintf_r+0x1afe>
80006156:	2f 83       	sub	r3,-8
80006158:	c0 b8       	rjmp	8000616e <_vfprintf_r+0x1b12>
8000615a:	fa ca f9 78 	sub	r10,sp,-1672
8000615e:	02 9b       	mov	r11,r1
80006160:	08 9c       	mov	r12,r4
80006162:	fe b0 f2 6f 	rcall	80004640 <__sprint_r>
80006166:	e0 81 01 fa 	brne	8000655a <_vfprintf_r+0x1efe>
8000616a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000616e:	40 6c       	lddsp	r12,sp[0x18]
80006170:	fa f8 06 90 	ld.w	r8,sp[1680]
80006174:	87 06       	st.w	r3[0x0],r6
80006176:	87 1c       	st.w	r3[0x4],r12
80006178:	18 08       	add	r8,r12
8000617a:	cb 98       	rjmp	800062ec <_vfprintf_r+0x1c90>
8000617c:	fa f9 06 90 	ld.w	r9,sp[1680]
80006180:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006184:	40 6b       	lddsp	r11,sp[0x18]
80006186:	16 3a       	cp.w	r10,r11
80006188:	c6 f5       	brlt	80006266 <_vfprintf_r+0x1c0a>
8000618a:	16 09       	add	r9,r11
8000618c:	2f f8       	sub	r8,-1
8000618e:	87 06       	st.w	r3[0x0],r6
80006190:	fb 49 06 90 	st.w	sp[1680],r9
80006194:	87 1b       	st.w	r3[0x4],r11
80006196:	fb 48 06 8c 	st.w	sp[1676],r8
8000619a:	58 78       	cp.w	r8,7
8000619c:	e0 89 00 04 	brgt	800061a4 <_vfprintf_r+0x1b48>
800061a0:	2f 83       	sub	r3,-8
800061a2:	c0 b8       	rjmp	800061b8 <_vfprintf_r+0x1b5c>
800061a4:	fa ca f9 78 	sub	r10,sp,-1672
800061a8:	02 9b       	mov	r11,r1
800061aa:	08 9c       	mov	r12,r4
800061ac:	fe b0 f2 4a 	rcall	80004640 <__sprint_r>
800061b0:	e0 81 01 d5 	brne	8000655a <_vfprintf_r+0x1efe>
800061b4:	fa c3 f9 e0 	sub	r3,sp,-1568
800061b8:	fa f6 06 ac 	ld.w	r6,sp[1708]
800061bc:	40 6a       	lddsp	r10,sp[0x18]
800061be:	14 16       	sub	r6,r10
800061c0:	58 06       	cp.w	r6,0
800061c2:	e0 89 00 1c 	brgt	800061fa <_vfprintf_r+0x1b9e>
800061c6:	c3 d8       	rjmp	80006240 <_vfprintf_r+0x1be4>
800061c8:	2f 09       	sub	r9,-16
800061ca:	2f f8       	sub	r8,-1
800061cc:	fb 49 06 90 	st.w	sp[1680],r9
800061d0:	87 02       	st.w	r3[0x0],r2
800061d2:	87 10       	st.w	r3[0x4],r0
800061d4:	fb 48 06 8c 	st.w	sp[1676],r8
800061d8:	58 78       	cp.w	r8,7
800061da:	e0 89 00 04 	brgt	800061e2 <_vfprintf_r+0x1b86>
800061de:	2f 83       	sub	r3,-8
800061e0:	c0 b8       	rjmp	800061f6 <_vfprintf_r+0x1b9a>
800061e2:	fa ca f9 78 	sub	r10,sp,-1672
800061e6:	02 9b       	mov	r11,r1
800061e8:	08 9c       	mov	r12,r4
800061ea:	fe b0 f2 2b 	rcall	80004640 <__sprint_r>
800061ee:	e0 81 01 b6 	brne	8000655a <_vfprintf_r+0x1efe>
800061f2:	fa c3 f9 e0 	sub	r3,sp,-1568
800061f6:	21 06       	sub	r6,16
800061f8:	c0 48       	rjmp	80006200 <_vfprintf_r+0x1ba4>
800061fa:	fe c2 c1 5e 	sub	r2,pc,-16034
800061fe:	31 00       	mov	r0,16
80006200:	fa f9 06 90 	ld.w	r9,sp[1680]
80006204:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006208:	fe ca c1 6c 	sub	r10,pc,-16020
8000620c:	59 06       	cp.w	r6,16
8000620e:	fe 99 ff dd 	brgt	800061c8 <_vfprintf_r+0x1b6c>
80006212:	0c 09       	add	r9,r6
80006214:	2f f8       	sub	r8,-1
80006216:	87 0a       	st.w	r3[0x0],r10
80006218:	fb 49 06 90 	st.w	sp[1680],r9
8000621c:	87 16       	st.w	r3[0x4],r6
8000621e:	fb 48 06 8c 	st.w	sp[1676],r8
80006222:	58 78       	cp.w	r8,7
80006224:	e0 89 00 04 	brgt	8000622c <_vfprintf_r+0x1bd0>
80006228:	2f 83       	sub	r3,-8
8000622a:	c0 b8       	rjmp	80006240 <_vfprintf_r+0x1be4>
8000622c:	fa ca f9 78 	sub	r10,sp,-1672
80006230:	02 9b       	mov	r11,r1
80006232:	08 9c       	mov	r12,r4
80006234:	fe b0 f2 06 	rcall	80004640 <__sprint_r>
80006238:	e0 81 01 91 	brne	8000655a <_vfprintf_r+0x1efe>
8000623c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006240:	ed b5 00 00 	bld	r5,0x0
80006244:	e0 81 01 20 	brne	80006484 <_vfprintf_r+0x1e28>
80006248:	40 c9       	lddsp	r9,sp[0x30]
8000624a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000624e:	2f f8       	sub	r8,-1
80006250:	87 09       	st.w	r3[0x0],r9
80006252:	fb 48 06 90 	st.w	sp[1680],r8
80006256:	30 19       	mov	r9,1
80006258:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000625c:	87 19       	st.w	r3[0x4],r9
8000625e:	2f f8       	sub	r8,-1
80006260:	fb 48 06 8c 	st.w	sp[1676],r8
80006264:	c0 29       	rjmp	80006468 <_vfprintf_r+0x1e0c>
80006266:	14 09       	add	r9,r10
80006268:	2f f8       	sub	r8,-1
8000626a:	fb 49 06 90 	st.w	sp[1680],r9
8000626e:	87 06       	st.w	r3[0x0],r6
80006270:	87 1a       	st.w	r3[0x4],r10
80006272:	fb 48 06 8c 	st.w	sp[1676],r8
80006276:	58 78       	cp.w	r8,7
80006278:	e0 89 00 04 	brgt	80006280 <_vfprintf_r+0x1c24>
8000627c:	2f 83       	sub	r3,-8
8000627e:	c0 b8       	rjmp	80006294 <_vfprintf_r+0x1c38>
80006280:	fa ca f9 78 	sub	r10,sp,-1672
80006284:	02 9b       	mov	r11,r1
80006286:	08 9c       	mov	r12,r4
80006288:	fe b0 f1 dc 	rcall	80004640 <__sprint_r>
8000628c:	e0 81 01 67 	brne	8000655a <_vfprintf_r+0x1efe>
80006290:	fa c3 f9 e0 	sub	r3,sp,-1568
80006294:	40 c8       	lddsp	r8,sp[0x30]
80006296:	87 08       	st.w	r3[0x0],r8
80006298:	fa f8 06 90 	ld.w	r8,sp[1680]
8000629c:	2f f8       	sub	r8,-1
8000629e:	30 19       	mov	r9,1
800062a0:	fb 48 06 90 	st.w	sp[1680],r8
800062a4:	87 19       	st.w	r3[0x4],r9
800062a6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800062aa:	2f f8       	sub	r8,-1
800062ac:	fb 48 06 8c 	st.w	sp[1676],r8
800062b0:	fa f2 06 ac 	ld.w	r2,sp[1708]
800062b4:	58 78       	cp.w	r8,7
800062b6:	e0 89 00 04 	brgt	800062be <_vfprintf_r+0x1c62>
800062ba:	2f 83       	sub	r3,-8
800062bc:	c0 b8       	rjmp	800062d2 <_vfprintf_r+0x1c76>
800062be:	fa ca f9 78 	sub	r10,sp,-1672
800062c2:	02 9b       	mov	r11,r1
800062c4:	08 9c       	mov	r12,r4
800062c6:	fe b0 f1 bd 	rcall	80004640 <__sprint_r>
800062ca:	e0 81 01 48 	brne	8000655a <_vfprintf_r+0x1efe>
800062ce:	fa c3 f9 e0 	sub	r3,sp,-1568
800062d2:	04 06       	add	r6,r2
800062d4:	fa f8 06 ac 	ld.w	r8,sp[1708]
800062d8:	87 06       	st.w	r3[0x0],r6
800062da:	fa f9 06 90 	ld.w	r9,sp[1680]
800062de:	40 66       	lddsp	r6,sp[0x18]
800062e0:	40 6e       	lddsp	lr,sp[0x18]
800062e2:	10 16       	sub	r6,r8
800062e4:	f2 08 01 08 	sub	r8,r9,r8
800062e8:	87 16       	st.w	r3[0x4],r6
800062ea:	1c 08       	add	r8,lr
800062ec:	fb 48 06 90 	st.w	sp[1680],r8
800062f0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800062f4:	2f f8       	sub	r8,-1
800062f6:	fb 48 06 8c 	st.w	sp[1676],r8
800062fa:	cb 78       	rjmp	80006468 <_vfprintf_r+0x1e0c>
800062fc:	40 6c       	lddsp	r12,sp[0x18]
800062fe:	58 1c       	cp.w	r12,1
80006300:	e0 89 00 06 	brgt	8000630c <_vfprintf_r+0x1cb0>
80006304:	ed b5 00 00 	bld	r5,0x0
80006308:	e0 81 00 85 	brne	80006412 <_vfprintf_r+0x1db6>
8000630c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006310:	2f f8       	sub	r8,-1
80006312:	30 19       	mov	r9,1
80006314:	fb 48 06 90 	st.w	sp[1680],r8
80006318:	87 06       	st.w	r3[0x0],r6
8000631a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000631e:	87 19       	st.w	r3[0x4],r9
80006320:	2f f8       	sub	r8,-1
80006322:	fb 48 06 8c 	st.w	sp[1676],r8
80006326:	58 78       	cp.w	r8,7
80006328:	e0 89 00 04 	brgt	80006330 <_vfprintf_r+0x1cd4>
8000632c:	2f 83       	sub	r3,-8
8000632e:	c0 b8       	rjmp	80006344 <_vfprintf_r+0x1ce8>
80006330:	fa ca f9 78 	sub	r10,sp,-1672
80006334:	02 9b       	mov	r11,r1
80006336:	08 9c       	mov	r12,r4
80006338:	fe b0 f1 84 	rcall	80004640 <__sprint_r>
8000633c:	e0 81 01 0f 	brne	8000655a <_vfprintf_r+0x1efe>
80006340:	fa c3 f9 e0 	sub	r3,sp,-1568
80006344:	fa f8 06 90 	ld.w	r8,sp[1680]
80006348:	2f f8       	sub	r8,-1
8000634a:	40 cb       	lddsp	r11,sp[0x30]
8000634c:	fb 48 06 90 	st.w	sp[1680],r8
80006350:	30 19       	mov	r9,1
80006352:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006356:	87 0b       	st.w	r3[0x0],r11
80006358:	2f f8       	sub	r8,-1
8000635a:	87 19       	st.w	r3[0x4],r9
8000635c:	fb 48 06 8c 	st.w	sp[1676],r8
80006360:	58 78       	cp.w	r8,7
80006362:	e0 89 00 05 	brgt	8000636c <_vfprintf_r+0x1d10>
80006366:	2f 83       	sub	r3,-8
80006368:	c0 c8       	rjmp	80006380 <_vfprintf_r+0x1d24>
8000636a:	d7 03       	nop
8000636c:	fa ca f9 78 	sub	r10,sp,-1672
80006370:	02 9b       	mov	r11,r1
80006372:	08 9c       	mov	r12,r4
80006374:	fe b0 f1 66 	rcall	80004640 <__sprint_r>
80006378:	e0 81 00 f1 	brne	8000655a <_vfprintf_r+0x1efe>
8000637c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006380:	30 08       	mov	r8,0
80006382:	30 09       	mov	r9,0
80006384:	40 5b       	lddsp	r11,sp[0x14]
80006386:	40 7a       	lddsp	r10,sp[0x1c]
80006388:	e0 a0 15 d7 	rcall	80008f36 <__avr32_f64_cmp_eq>
8000638c:	40 68       	lddsp	r8,sp[0x18]
8000638e:	20 18       	sub	r8,1
80006390:	58 0c       	cp.w	r12,0
80006392:	c0 d1       	brne	800063ac <_vfprintf_r+0x1d50>
80006394:	2f f6       	sub	r6,-1
80006396:	87 18       	st.w	r3[0x4],r8
80006398:	87 06       	st.w	r3[0x0],r6
8000639a:	fa f6 06 90 	ld.w	r6,sp[1680]
8000639e:	10 06       	add	r6,r8
800063a0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800063a4:	fb 46 06 90 	st.w	sp[1680],r6
800063a8:	2f f8       	sub	r8,-1
800063aa:	c3 18       	rjmp	8000640c <_vfprintf_r+0x1db0>
800063ac:	10 96       	mov	r6,r8
800063ae:	58 08       	cp.w	r8,0
800063b0:	e0 89 00 1c 	brgt	800063e8 <_vfprintf_r+0x1d8c>
800063b4:	c4 b8       	rjmp	8000644a <_vfprintf_r+0x1dee>
800063b6:	2f 09       	sub	r9,-16
800063b8:	2f f8       	sub	r8,-1
800063ba:	fb 49 06 90 	st.w	sp[1680],r9
800063be:	87 02       	st.w	r3[0x0],r2
800063c0:	87 10       	st.w	r3[0x4],r0
800063c2:	fb 48 06 8c 	st.w	sp[1676],r8
800063c6:	58 78       	cp.w	r8,7
800063c8:	e0 89 00 04 	brgt	800063d0 <_vfprintf_r+0x1d74>
800063cc:	2f 83       	sub	r3,-8
800063ce:	c0 b8       	rjmp	800063e4 <_vfprintf_r+0x1d88>
800063d0:	fa ca f9 78 	sub	r10,sp,-1672
800063d4:	02 9b       	mov	r11,r1
800063d6:	08 9c       	mov	r12,r4
800063d8:	fe b0 f1 34 	rcall	80004640 <__sprint_r>
800063dc:	e0 81 00 bf 	brne	8000655a <_vfprintf_r+0x1efe>
800063e0:	fa c3 f9 e0 	sub	r3,sp,-1568
800063e4:	21 06       	sub	r6,16
800063e6:	c0 48       	rjmp	800063ee <_vfprintf_r+0x1d92>
800063e8:	fe c2 c3 4c 	sub	r2,pc,-15540
800063ec:	31 00       	mov	r0,16
800063ee:	fa f9 06 90 	ld.w	r9,sp[1680]
800063f2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800063f6:	fe ca c3 5a 	sub	r10,pc,-15526
800063fa:	59 06       	cp.w	r6,16
800063fc:	fe 99 ff dd 	brgt	800063b6 <_vfprintf_r+0x1d5a>
80006400:	0c 09       	add	r9,r6
80006402:	87 0a       	st.w	r3[0x0],r10
80006404:	fb 49 06 90 	st.w	sp[1680],r9
80006408:	2f f8       	sub	r8,-1
8000640a:	87 16       	st.w	r3[0x4],r6
8000640c:	fb 48 06 8c 	st.w	sp[1676],r8
80006410:	c0 e8       	rjmp	8000642c <_vfprintf_r+0x1dd0>
80006412:	fa f8 06 90 	ld.w	r8,sp[1680]
80006416:	2f f8       	sub	r8,-1
80006418:	30 19       	mov	r9,1
8000641a:	fb 48 06 90 	st.w	sp[1680],r8
8000641e:	87 06       	st.w	r3[0x0],r6
80006420:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006424:	87 19       	st.w	r3[0x4],r9
80006426:	2f f8       	sub	r8,-1
80006428:	fb 48 06 8c 	st.w	sp[1676],r8
8000642c:	58 78       	cp.w	r8,7
8000642e:	e0 89 00 04 	brgt	80006436 <_vfprintf_r+0x1dda>
80006432:	2f 83       	sub	r3,-8
80006434:	c0 b8       	rjmp	8000644a <_vfprintf_r+0x1dee>
80006436:	fa ca f9 78 	sub	r10,sp,-1672
8000643a:	02 9b       	mov	r11,r1
8000643c:	08 9c       	mov	r12,r4
8000643e:	fe b0 f1 01 	rcall	80004640 <__sprint_r>
80006442:	e0 81 00 8c 	brne	8000655a <_vfprintf_r+0x1efe>
80006446:	fa c3 f9 e0 	sub	r3,sp,-1568
8000644a:	40 ea       	lddsp	r10,sp[0x38]
8000644c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006450:	14 08       	add	r8,r10
80006452:	fa c9 f9 64 	sub	r9,sp,-1692
80006456:	fb 48 06 90 	st.w	sp[1680],r8
8000645a:	87 1a       	st.w	r3[0x4],r10
8000645c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006460:	87 09       	st.w	r3[0x0],r9
80006462:	2f f8       	sub	r8,-1
80006464:	fb 48 06 8c 	st.w	sp[1676],r8
80006468:	58 78       	cp.w	r8,7
8000646a:	e0 89 00 04 	brgt	80006472 <_vfprintf_r+0x1e16>
8000646e:	2f 83       	sub	r3,-8
80006470:	c0 a8       	rjmp	80006484 <_vfprintf_r+0x1e28>
80006472:	fa ca f9 78 	sub	r10,sp,-1672
80006476:	02 9b       	mov	r11,r1
80006478:	08 9c       	mov	r12,r4
8000647a:	fe b0 f0 e3 	rcall	80004640 <__sprint_r>
8000647e:	c6 e1       	brne	8000655a <_vfprintf_r+0x1efe>
80006480:	fa c3 f9 e0 	sub	r3,sp,-1568
80006484:	e2 15 00 04 	andl	r5,0x4,COH
80006488:	c3 f0       	breq	80006506 <_vfprintf_r+0x1eaa>
8000648a:	40 86       	lddsp	r6,sp[0x20]
8000648c:	40 39       	lddsp	r9,sp[0xc]
8000648e:	12 16       	sub	r6,r9
80006490:	58 06       	cp.w	r6,0
80006492:	e0 89 00 1a 	brgt	800064c6 <_vfprintf_r+0x1e6a>
80006496:	c3 88       	rjmp	80006506 <_vfprintf_r+0x1eaa>
80006498:	2f 09       	sub	r9,-16
8000649a:	2f f8       	sub	r8,-1
8000649c:	fb 49 06 90 	st.w	sp[1680],r9
800064a0:	87 05       	st.w	r3[0x0],r5
800064a2:	87 12       	st.w	r3[0x4],r2
800064a4:	fb 48 06 8c 	st.w	sp[1676],r8
800064a8:	58 78       	cp.w	r8,7
800064aa:	e0 89 00 04 	brgt	800064b2 <_vfprintf_r+0x1e56>
800064ae:	2f 83       	sub	r3,-8
800064b0:	c0 98       	rjmp	800064c2 <_vfprintf_r+0x1e66>
800064b2:	00 9a       	mov	r10,r0
800064b4:	02 9b       	mov	r11,r1
800064b6:	08 9c       	mov	r12,r4
800064b8:	fe b0 f0 c4 	rcall	80004640 <__sprint_r>
800064bc:	c4 f1       	brne	8000655a <_vfprintf_r+0x1efe>
800064be:	fa c3 f9 e0 	sub	r3,sp,-1568
800064c2:	21 06       	sub	r6,16
800064c4:	c0 68       	rjmp	800064d0 <_vfprintf_r+0x1e74>
800064c6:	fe c5 c4 3a 	sub	r5,pc,-15302
800064ca:	31 02       	mov	r2,16
800064cc:	fa c0 f9 78 	sub	r0,sp,-1672
800064d0:	fa f9 06 90 	ld.w	r9,sp[1680]
800064d4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800064d8:	fe ca c4 4c 	sub	r10,pc,-15284
800064dc:	59 06       	cp.w	r6,16
800064de:	fe 99 ff dd 	brgt	80006498 <_vfprintf_r+0x1e3c>
800064e2:	0c 09       	add	r9,r6
800064e4:	2f f8       	sub	r8,-1
800064e6:	87 0a       	st.w	r3[0x0],r10
800064e8:	87 16       	st.w	r3[0x4],r6
800064ea:	fb 49 06 90 	st.w	sp[1680],r9
800064ee:	fb 48 06 8c 	st.w	sp[1676],r8
800064f2:	58 78       	cp.w	r8,7
800064f4:	e0 8a 00 09 	brle	80006506 <_vfprintf_r+0x1eaa>
800064f8:	fa ca f9 78 	sub	r10,sp,-1672
800064fc:	02 9b       	mov	r11,r1
800064fe:	08 9c       	mov	r12,r4
80006500:	fe b0 f0 a0 	rcall	80004640 <__sprint_r>
80006504:	c2 b1       	brne	8000655a <_vfprintf_r+0x1efe>
80006506:	40 bc       	lddsp	r12,sp[0x2c]
80006508:	40 36       	lddsp	r6,sp[0xc]
8000650a:	40 8e       	lddsp	lr,sp[0x20]
8000650c:	ec 0e 0c 48 	max	r8,r6,lr
80006510:	10 0c       	add	r12,r8
80006512:	50 bc       	stdsp	sp[0x2c],r12
80006514:	fa f8 06 90 	ld.w	r8,sp[1680]
80006518:	58 08       	cp.w	r8,0
8000651a:	c0 80       	breq	8000652a <_vfprintf_r+0x1ece>
8000651c:	fa ca f9 78 	sub	r10,sp,-1672
80006520:	02 9b       	mov	r11,r1
80006522:	08 9c       	mov	r12,r4
80006524:	fe b0 f0 8e 	rcall	80004640 <__sprint_r>
80006528:	c1 91       	brne	8000655a <_vfprintf_r+0x1efe>
8000652a:	30 0b       	mov	r11,0
8000652c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006530:	fb 4b 06 8c 	st.w	sp[1676],r11
80006534:	fe 9f f1 22 	bral	80004778 <_vfprintf_r+0x11c>
80006538:	08 95       	mov	r5,r4
8000653a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000653e:	58 08       	cp.w	r8,0
80006540:	c0 80       	breq	80006550 <_vfprintf_r+0x1ef4>
80006542:	08 9c       	mov	r12,r4
80006544:	fa ca f9 78 	sub	r10,sp,-1672
80006548:	02 9b       	mov	r11,r1
8000654a:	fe b0 f0 7b 	rcall	80004640 <__sprint_r>
8000654e:	c0 61       	brne	8000655a <_vfprintf_r+0x1efe>
80006550:	30 08       	mov	r8,0
80006552:	fb 48 06 8c 	st.w	sp[1676],r8
80006556:	c0 28       	rjmp	8000655a <_vfprintf_r+0x1efe>
80006558:	40 41       	lddsp	r1,sp[0x10]
8000655a:	82 68       	ld.sh	r8,r1[0xc]
8000655c:	ed b8 00 06 	bld	r8,0x6
80006560:	c0 31       	brne	80006566 <_vfprintf_r+0x1f0a>
80006562:	3f fa       	mov	r10,-1
80006564:	50 ba       	stdsp	sp[0x2c],r10
80006566:	40 bc       	lddsp	r12,sp[0x2c]
80006568:	fe 3d f9 44 	sub	sp,-1724
8000656c:	d8 32       	popm	r0-r7,pc
8000656e:	d7 03       	nop

80006570 <__swsetup_r>:
80006570:	d4 21       	pushm	r4-r7,lr
80006572:	e0 68 01 18 	mov	r8,280
80006576:	18 96       	mov	r6,r12
80006578:	16 97       	mov	r7,r11
8000657a:	70 0c       	ld.w	r12,r8[0x0]
8000657c:	58 0c       	cp.w	r12,0
8000657e:	c0 60       	breq	8000658a <__swsetup_r+0x1a>
80006580:	78 68       	ld.w	r8,r12[0x18]
80006582:	58 08       	cp.w	r8,0
80006584:	c0 31       	brne	8000658a <__swsetup_r+0x1a>
80006586:	e0 a0 07 b9 	rcall	800074f8 <__sinit>
8000658a:	fe c8 c3 ce 	sub	r8,pc,-15410
8000658e:	10 37       	cp.w	r7,r8
80006590:	c0 61       	brne	8000659c <__swsetup_r+0x2c>
80006592:	e0 68 01 18 	mov	r8,280
80006596:	70 08       	ld.w	r8,r8[0x0]
80006598:	70 07       	ld.w	r7,r8[0x0]
8000659a:	c1 28       	rjmp	800065be <__swsetup_r+0x4e>
8000659c:	fe c8 c3 c0 	sub	r8,pc,-15424
800065a0:	10 37       	cp.w	r7,r8
800065a2:	c0 61       	brne	800065ae <__swsetup_r+0x3e>
800065a4:	e0 68 01 18 	mov	r8,280
800065a8:	70 08       	ld.w	r8,r8[0x0]
800065aa:	70 17       	ld.w	r7,r8[0x4]
800065ac:	c0 98       	rjmp	800065be <__swsetup_r+0x4e>
800065ae:	fe c8 c3 b2 	sub	r8,pc,-15438
800065b2:	10 37       	cp.w	r7,r8
800065b4:	c0 51       	brne	800065be <__swsetup_r+0x4e>
800065b6:	e0 68 01 18 	mov	r8,280
800065ba:	70 08       	ld.w	r8,r8[0x0]
800065bc:	70 27       	ld.w	r7,r8[0x8]
800065be:	8e 68       	ld.sh	r8,r7[0xc]
800065c0:	ed b8 00 03 	bld	r8,0x3
800065c4:	c1 e0       	breq	80006600 <__swsetup_r+0x90>
800065c6:	ed b8 00 04 	bld	r8,0x4
800065ca:	c3 e1       	brne	80006646 <__swsetup_r+0xd6>
800065cc:	ed b8 00 02 	bld	r8,0x2
800065d0:	c1 51       	brne	800065fa <__swsetup_r+0x8a>
800065d2:	6e db       	ld.w	r11,r7[0x34]
800065d4:	58 0b       	cp.w	r11,0
800065d6:	c0 a0       	breq	800065ea <__swsetup_r+0x7a>
800065d8:	ee c8 ff bc 	sub	r8,r7,-68
800065dc:	10 3b       	cp.w	r11,r8
800065de:	c0 40       	breq	800065e6 <__swsetup_r+0x76>
800065e0:	0c 9c       	mov	r12,r6
800065e2:	e0 a0 08 25 	rcall	8000762c <_free_r>
800065e6:	30 08       	mov	r8,0
800065e8:	8f d8       	st.w	r7[0x34],r8
800065ea:	8e 68       	ld.sh	r8,r7[0xc]
800065ec:	e0 18 ff db 	andl	r8,0xffdb
800065f0:	ae 68       	st.h	r7[0xc],r8
800065f2:	30 08       	mov	r8,0
800065f4:	8f 18       	st.w	r7[0x4],r8
800065f6:	6e 48       	ld.w	r8,r7[0x10]
800065f8:	8f 08       	st.w	r7[0x0],r8
800065fa:	8e 68       	ld.sh	r8,r7[0xc]
800065fc:	a3 b8       	sbr	r8,0x3
800065fe:	ae 68       	st.h	r7[0xc],r8
80006600:	6e 48       	ld.w	r8,r7[0x10]
80006602:	58 08       	cp.w	r8,0
80006604:	c0 b1       	brne	8000661a <__swsetup_r+0xaa>
80006606:	8e 68       	ld.sh	r8,r7[0xc]
80006608:	e2 18 02 80 	andl	r8,0x280,COH
8000660c:	e0 48 02 00 	cp.w	r8,512
80006610:	c0 50       	breq	8000661a <__swsetup_r+0xaa>
80006612:	0c 9c       	mov	r12,r6
80006614:	0e 9b       	mov	r11,r7
80006616:	e0 a0 0a 4b 	rcall	80007aac <__smakebuf_r>
8000661a:	8e 69       	ld.sh	r9,r7[0xc]
8000661c:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80006620:	c0 70       	breq	8000662e <__swsetup_r+0xbe>
80006622:	30 08       	mov	r8,0
80006624:	8f 28       	st.w	r7[0x8],r8
80006626:	6e 58       	ld.w	r8,r7[0x14]
80006628:	5c 38       	neg	r8
8000662a:	8f 68       	st.w	r7[0x18],r8
8000662c:	c0 68       	rjmp	80006638 <__swsetup_r+0xc8>
8000662e:	ed b9 00 01 	bld	r9,0x1
80006632:	ef f8 10 05 	ld.wne	r8,r7[0x14]
80006636:	8f 28       	st.w	r7[0x8],r8
80006638:	6e 48       	ld.w	r8,r7[0x10]
8000663a:	58 08       	cp.w	r8,0
8000663c:	c0 61       	brne	80006648 <__swsetup_r+0xd8>
8000663e:	8e 68       	ld.sh	r8,r7[0xc]
80006640:	ed b8 00 07 	bld	r8,0x7
80006644:	c0 21       	brne	80006648 <__swsetup_r+0xd8>
80006646:	dc 2a       	popm	r4-r7,pc,r12=-1
80006648:	d8 2a       	popm	r4-r7,pc,r12=0
8000664a:	d7 03       	nop

8000664c <quorem>:
8000664c:	d4 31       	pushm	r0-r7,lr
8000664e:	20 2d       	sub	sp,8
80006650:	18 97       	mov	r7,r12
80006652:	78 48       	ld.w	r8,r12[0x10]
80006654:	76 46       	ld.w	r6,r11[0x10]
80006656:	0c 38       	cp.w	r8,r6
80006658:	c0 34       	brge	8000665e <quorem+0x12>
8000665a:	30 0c       	mov	r12,0
8000665c:	c8 58       	rjmp	80006766 <quorem+0x11a>
8000665e:	ec c2 ff fc 	sub	r2,r6,-4
80006662:	f6 c3 ff ec 	sub	r3,r11,-20
80006666:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
8000666a:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000666e:	2f f9       	sub	r9,-1
80006670:	20 16       	sub	r6,1
80006672:	f8 09 0d 08 	divu	r8,r12,r9
80006676:	f6 02 00 22 	add	r2,r11,r2<<0x2
8000667a:	ee c4 ff ec 	sub	r4,r7,-20
8000667e:	10 95       	mov	r5,r8
80006680:	58 08       	cp.w	r8,0
80006682:	c4 10       	breq	80006704 <quorem+0xb8>
80006684:	30 09       	mov	r9,0
80006686:	06 9a       	mov	r10,r3
80006688:	08 98       	mov	r8,r4
8000668a:	12 91       	mov	r1,r9
8000668c:	50 0b       	stdsp	sp[0x0],r11
8000668e:	70 0e       	ld.w	lr,r8[0x0]
80006690:	b1 8e       	lsr	lr,0x10
80006692:	50 1e       	stdsp	sp[0x4],lr
80006694:	15 0e       	ld.w	lr,r10++
80006696:	fc 00 16 10 	lsr	r0,lr,0x10
8000669a:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000669e:	ea 0e 03 41 	mac	r1,r5,lr
800066a2:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
800066a6:	b1 81       	lsr	r1,0x10
800066a8:	40 1b       	lddsp	r11,sp[0x4]
800066aa:	ea 00 02 40 	mul	r0,r5,r0
800066ae:	e2 00 00 00 	add	r0,r1,r0
800066b2:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
800066b6:	02 1b       	sub	r11,r1
800066b8:	50 1b       	stdsp	sp[0x4],r11
800066ba:	70 0b       	ld.w	r11,r8[0x0]
800066bc:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
800066c0:	02 09       	add	r9,r1
800066c2:	f2 0e 01 0e 	sub	lr,r9,lr
800066c6:	b0 1e       	st.h	r8[0x2],lr
800066c8:	fc 09 14 10 	asr	r9,lr,0x10
800066cc:	40 1e       	lddsp	lr,sp[0x4]
800066ce:	fc 09 00 09 	add	r9,lr,r9
800066d2:	b0 09       	st.h	r8[0x0],r9
800066d4:	e0 01 16 10 	lsr	r1,r0,0x10
800066d8:	2f c8       	sub	r8,-4
800066da:	b1 49       	asr	r9,0x10
800066dc:	04 3a       	cp.w	r10,r2
800066de:	fe 98 ff d8 	brls	8000668e <quorem+0x42>
800066e2:	40 0b       	lddsp	r11,sp[0x0]
800066e4:	58 0c       	cp.w	r12,0
800066e6:	c0 f1       	brne	80006704 <quorem+0xb8>
800066e8:	ec c8 ff fb 	sub	r8,r6,-5
800066ec:	ee 08 00 28 	add	r8,r7,r8<<0x2
800066f0:	c0 28       	rjmp	800066f4 <quorem+0xa8>
800066f2:	20 16       	sub	r6,1
800066f4:	20 48       	sub	r8,4
800066f6:	08 38       	cp.w	r8,r4
800066f8:	e0 88 00 05 	brls	80006702 <quorem+0xb6>
800066fc:	70 09       	ld.w	r9,r8[0x0]
800066fe:	58 09       	cp.w	r9,0
80006700:	cf 90       	breq	800066f2 <quorem+0xa6>
80006702:	8f 46       	st.w	r7[0x10],r6
80006704:	0e 9c       	mov	r12,r7
80006706:	e0 a0 0c f4 	rcall	800080ee <__mcmp>
8000670a:	c2 d5       	brlt	80006764 <quorem+0x118>
8000670c:	2f f5       	sub	r5,-1
8000670e:	08 98       	mov	r8,r4
80006710:	30 09       	mov	r9,0
80006712:	07 0b       	ld.w	r11,r3++
80006714:	f6 0a 16 10 	lsr	r10,r11,0x10
80006718:	70 0c       	ld.w	r12,r8[0x0]
8000671a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000671e:	f8 0e 16 10 	lsr	lr,r12,0x10
80006722:	14 1e       	sub	lr,r10
80006724:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80006728:	16 1a       	sub	r10,r11
8000672a:	12 0a       	add	r10,r9
8000672c:	b0 1a       	st.h	r8[0x2],r10
8000672e:	b1 4a       	asr	r10,0x10
80006730:	fc 0a 00 09 	add	r9,lr,r10
80006734:	b0 09       	st.h	r8[0x0],r9
80006736:	2f c8       	sub	r8,-4
80006738:	b1 49       	asr	r9,0x10
8000673a:	04 33       	cp.w	r3,r2
8000673c:	fe 98 ff eb 	brls	80006712 <quorem+0xc6>
80006740:	ec c8 ff fb 	sub	r8,r6,-5
80006744:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80006748:	58 09       	cp.w	r9,0
8000674a:	c0 d1       	brne	80006764 <quorem+0x118>
8000674c:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006750:	c0 28       	rjmp	80006754 <quorem+0x108>
80006752:	20 16       	sub	r6,1
80006754:	20 48       	sub	r8,4
80006756:	08 38       	cp.w	r8,r4
80006758:	e0 88 00 05 	brls	80006762 <quorem+0x116>
8000675c:	70 09       	ld.w	r9,r8[0x0]
8000675e:	58 09       	cp.w	r9,0
80006760:	cf 90       	breq	80006752 <quorem+0x106>
80006762:	8f 46       	st.w	r7[0x10],r6
80006764:	0a 9c       	mov	r12,r5
80006766:	2f ed       	sub	sp,-8
80006768:	d8 32       	popm	r0-r7,pc
8000676a:	d7 03       	nop

8000676c <_dtoa_r>:
8000676c:	d4 31       	pushm	r0-r7,lr
8000676e:	21 ad       	sub	sp,104
80006770:	fa c4 ff 74 	sub	r4,sp,-140
80006774:	18 97       	mov	r7,r12
80006776:	16 95       	mov	r5,r11
80006778:	68 2c       	ld.w	r12,r4[0x8]
8000677a:	50 c9       	stdsp	sp[0x30],r9
8000677c:	68 16       	ld.w	r6,r4[0x4]
8000677e:	68 09       	ld.w	r9,r4[0x0]
80006780:	50 e8       	stdsp	sp[0x38],r8
80006782:	14 94       	mov	r4,r10
80006784:	51 2c       	stdsp	sp[0x48],r12
80006786:	fa e5 00 08 	st.d	sp[8],r4
8000678a:	51 59       	stdsp	sp[0x54],r9
8000678c:	6e 95       	ld.w	r5,r7[0x24]
8000678e:	58 05       	cp.w	r5,0
80006790:	c0 91       	brne	800067a2 <_dtoa_r+0x36>
80006792:	31 0c       	mov	r12,16
80006794:	e0 a0 09 ea 	rcall	80007b68 <malloc>
80006798:	99 35       	st.w	r12[0xc],r5
8000679a:	8f 9c       	st.w	r7[0x24],r12
8000679c:	99 15       	st.w	r12[0x4],r5
8000679e:	99 25       	st.w	r12[0x8],r5
800067a0:	99 05       	st.w	r12[0x0],r5
800067a2:	6e 99       	ld.w	r9,r7[0x24]
800067a4:	72 08       	ld.w	r8,r9[0x0]
800067a6:	58 08       	cp.w	r8,0
800067a8:	c0 f0       	breq	800067c6 <_dtoa_r+0x5a>
800067aa:	72 1a       	ld.w	r10,r9[0x4]
800067ac:	91 1a       	st.w	r8[0x4],r10
800067ae:	30 1a       	mov	r10,1
800067b0:	72 19       	ld.w	r9,r9[0x4]
800067b2:	f4 09 09 49 	lsl	r9,r10,r9
800067b6:	10 9b       	mov	r11,r8
800067b8:	91 29       	st.w	r8[0x8],r9
800067ba:	0e 9c       	mov	r12,r7
800067bc:	e0 a0 0c b2 	rcall	80008120 <_Bfree>
800067c0:	6e 98       	ld.w	r8,r7[0x24]
800067c2:	30 09       	mov	r9,0
800067c4:	91 09       	st.w	r8[0x0],r9
800067c6:	40 28       	lddsp	r8,sp[0x8]
800067c8:	10 94       	mov	r4,r8
800067ca:	58 08       	cp.w	r8,0
800067cc:	c0 64       	brge	800067d8 <_dtoa_r+0x6c>
800067ce:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
800067d2:	50 28       	stdsp	sp[0x8],r8
800067d4:	30 18       	mov	r8,1
800067d6:	c0 28       	rjmp	800067da <_dtoa_r+0x6e>
800067d8:	30 08       	mov	r8,0
800067da:	8d 08       	st.w	r6[0x0],r8
800067dc:	fc 1c 7f f0 	movh	r12,0x7ff0
800067e0:	40 26       	lddsp	r6,sp[0x8]
800067e2:	0c 98       	mov	r8,r6
800067e4:	e6 18 7f f0 	andh	r8,0x7ff0,COH
800067e8:	18 38       	cp.w	r8,r12
800067ea:	c2 01       	brne	8000682a <_dtoa_r+0xbe>
800067ec:	e0 68 27 0f 	mov	r8,9999
800067f0:	41 5b       	lddsp	r11,sp[0x54]
800067f2:	97 08       	st.w	r11[0x0],r8
800067f4:	40 3a       	lddsp	r10,sp[0xc]
800067f6:	58 0a       	cp.w	r10,0
800067f8:	c0 71       	brne	80006806 <_dtoa_r+0x9a>
800067fa:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
800067fe:	c0 41       	brne	80006806 <_dtoa_r+0x9a>
80006800:	fe cc c6 54 	sub	r12,pc,-14764
80006804:	c0 38       	rjmp	8000680a <_dtoa_r+0x9e>
80006806:	fe cc c6 4e 	sub	r12,pc,-14770
8000680a:	41 29       	lddsp	r9,sp[0x48]
8000680c:	58 09       	cp.w	r9,0
8000680e:	e0 80 05 9a 	breq	80007342 <_dtoa_r+0xbd6>
80006812:	f8 c8 ff fd 	sub	r8,r12,-3
80006816:	f8 c9 ff f8 	sub	r9,r12,-8
8000681a:	11 8b       	ld.ub	r11,r8[0x0]
8000681c:	30 0a       	mov	r10,0
8000681e:	41 25       	lddsp	r5,sp[0x48]
80006820:	f4 0b 18 00 	cp.b	r11,r10
80006824:	f2 08 17 10 	movne	r8,r9
80006828:	c1 68       	rjmp	80006854 <_dtoa_r+0xe8>
8000682a:	fa ea 00 08 	ld.d	r10,sp[8]
8000682e:	30 08       	mov	r8,0
80006830:	fa eb 00 3c 	st.d	sp[60],r10
80006834:	30 09       	mov	r9,0
80006836:	e0 a0 13 80 	rcall	80008f36 <__avr32_f64_cmp_eq>
8000683a:	c1 00       	breq	8000685a <_dtoa_r+0xee>
8000683c:	30 18       	mov	r8,1
8000683e:	41 5a       	lddsp	r10,sp[0x54]
80006840:	95 08       	st.w	r10[0x0],r8
80006842:	fe cc c7 ba 	sub	r12,pc,-14406
80006846:	41 29       	lddsp	r9,sp[0x48]
80006848:	f8 08 00 08 	add	r8,r12,r8
8000684c:	58 09       	cp.w	r9,0
8000684e:	e0 80 05 7a 	breq	80007342 <_dtoa_r+0xbd6>
80006852:	12 95       	mov	r5,r9
80006854:	8b 08       	st.w	r5[0x0],r8
80006856:	e0 8f 05 76 	bral	80007342 <_dtoa_r+0xbd6>
8000685a:	fa c8 ff 9c 	sub	r8,sp,-100
8000685e:	fa c9 ff a0 	sub	r9,sp,-96
80006862:	fa ea 00 3c 	ld.d	r10,sp[60]
80006866:	0e 9c       	mov	r12,r7
80006868:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
8000686c:	e0 a0 0c ac 	rcall	800081c4 <__d2b>
80006870:	18 93       	mov	r3,r12
80006872:	58 05       	cp.w	r5,0
80006874:	c0 d0       	breq	8000688e <_dtoa_r+0x122>
80006876:	fa ea 00 3c 	ld.d	r10,sp[60]
8000687a:	30 04       	mov	r4,0
8000687c:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80006880:	ea c5 03 ff 	sub	r5,r5,1023
80006884:	10 9b       	mov	r11,r8
80006886:	51 74       	stdsp	sp[0x5c],r4
80006888:	ea 1b 3f f0 	orh	r11,0x3ff0
8000688c:	c2 58       	rjmp	800068d6 <_dtoa_r+0x16a>
8000688e:	41 88       	lddsp	r8,sp[0x60]
80006890:	41 9c       	lddsp	r12,sp[0x64]
80006892:	10 0c       	add	r12,r8
80006894:	f8 c5 fb ce 	sub	r5,r12,-1074
80006898:	e0 45 00 20 	cp.w	r5,32
8000689c:	e0 8a 00 0e 	brle	800068b8 <_dtoa_r+0x14c>
800068a0:	f8 cc fb ee 	sub	r12,r12,-1042
800068a4:	40 3b       	lddsp	r11,sp[0xc]
800068a6:	ea 08 11 40 	rsub	r8,r5,64
800068aa:	f6 0c 0a 4c 	lsr	r12,r11,r12
800068ae:	ec 08 09 46 	lsl	r6,r6,r8
800068b2:	0c 4c       	or	r12,r6
800068b4:	c0 78       	rjmp	800068c2 <_dtoa_r+0x156>
800068b6:	d7 03       	nop
800068b8:	ea 0c 11 20 	rsub	r12,r5,32
800068bc:	40 3a       	lddsp	r10,sp[0xc]
800068be:	f4 0c 09 4c 	lsl	r12,r10,r12
800068c2:	fe b0 ea 55 	rcall	80003d6c <__avr32_u32_to_f64>
800068c6:	fc 18 fe 10 	movh	r8,0xfe10
800068ca:	30 19       	mov	r9,1
800068cc:	ea c5 04 33 	sub	r5,r5,1075
800068d0:	f0 0b 00 0b 	add	r11,r8,r11
800068d4:	51 79       	stdsp	sp[0x5c],r9
800068d6:	30 08       	mov	r8,0
800068d8:	fc 19 3f f8 	movh	r9,0x3ff8
800068dc:	e0 a0 11 c2 	rcall	80008c60 <__avr32_f64_sub>
800068e0:	e0 68 43 61 	mov	r8,17249
800068e4:	ea 18 63 6f 	orh	r8,0x636f
800068e8:	e0 69 87 a7 	mov	r9,34727
800068ec:	ea 19 3f d2 	orh	r9,0x3fd2
800068f0:	fe b0 e9 54 	rcall	80003b98 <__avr32_f64_mul>
800068f4:	e0 68 c8 b3 	mov	r8,51379
800068f8:	ea 18 8b 60 	orh	r8,0x8b60
800068fc:	e0 69 8a 28 	mov	r9,35368
80006900:	ea 19 3f c6 	orh	r9,0x3fc6
80006904:	e0 a0 12 7c 	rcall	80008dfc <__avr32_f64_add>
80006908:	0a 9c       	mov	r12,r5
8000690a:	14 90       	mov	r0,r10
8000690c:	16 91       	mov	r1,r11
8000690e:	fe b0 ea 33 	rcall	80003d74 <__avr32_s32_to_f64>
80006912:	e0 68 79 fb 	mov	r8,31227
80006916:	ea 18 50 9f 	orh	r8,0x509f
8000691a:	e0 69 44 13 	mov	r9,17427
8000691e:	ea 19 3f d3 	orh	r9,0x3fd3
80006922:	fe b0 e9 3b 	rcall	80003b98 <__avr32_f64_mul>
80006926:	14 98       	mov	r8,r10
80006928:	16 99       	mov	r9,r11
8000692a:	00 9a       	mov	r10,r0
8000692c:	02 9b       	mov	r11,r1
8000692e:	e0 a0 12 67 	rcall	80008dfc <__avr32_f64_add>
80006932:	14 90       	mov	r0,r10
80006934:	16 91       	mov	r1,r11
80006936:	e0 a0 12 ed 	rcall	80008f10 <__avr32_f64_to_s32>
8000693a:	30 08       	mov	r8,0
8000693c:	18 96       	mov	r6,r12
8000693e:	30 09       	mov	r9,0
80006940:	00 9a       	mov	r10,r0
80006942:	02 9b       	mov	r11,r1
80006944:	e0 a0 13 40 	rcall	80008fc4 <__avr32_f64_cmp_lt>
80006948:	c0 c0       	breq	80006960 <_dtoa_r+0x1f4>
8000694a:	0c 9c       	mov	r12,r6
8000694c:	fe b0 ea 14 	rcall	80003d74 <__avr32_s32_to_f64>
80006950:	14 98       	mov	r8,r10
80006952:	16 99       	mov	r9,r11
80006954:	00 9a       	mov	r10,r0
80006956:	02 9b       	mov	r11,r1
80006958:	e0 a0 12 ef 	rcall	80008f36 <__avr32_f64_cmp_eq>
8000695c:	f7 b6 00 01 	subeq	r6,1
80006960:	59 66       	cp.w	r6,22
80006962:	e0 88 00 05 	brls	8000696c <_dtoa_r+0x200>
80006966:	30 18       	mov	r8,1
80006968:	51 48       	stdsp	sp[0x50],r8
8000696a:	c1 38       	rjmp	80006990 <_dtoa_r+0x224>
8000696c:	fe c8 c6 fc 	sub	r8,pc,-14596
80006970:	fa ea 00 3c 	ld.d	r10,sp[60]
80006974:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80006978:	e0 a0 13 26 	rcall	80008fc4 <__avr32_f64_cmp_lt>
8000697c:	f9 b4 00 00 	moveq	r4,0
80006980:	fb f4 0a 14 	st.weq	sp[0x50],r4
80006984:	f7 b6 01 01 	subne	r6,1
80006988:	f9 bc 01 00 	movne	r12,0
8000698c:	fb fc 1a 14 	st.wne	sp[0x50],r12
80006990:	41 90       	lddsp	r0,sp[0x64]
80006992:	20 10       	sub	r0,1
80006994:	0a 10       	sub	r0,r5
80006996:	c0 46       	brmi	8000699e <_dtoa_r+0x232>
80006998:	50 40       	stdsp	sp[0x10],r0
8000699a:	30 00       	mov	r0,0
8000699c:	c0 48       	rjmp	800069a4 <_dtoa_r+0x238>
8000699e:	30 0b       	mov	r11,0
800069a0:	5c 30       	neg	r0
800069a2:	50 4b       	stdsp	sp[0x10],r11
800069a4:	ec 02 11 00 	rsub	r2,r6,0
800069a8:	58 06       	cp.w	r6,0
800069aa:	fb fa 40 04 	ld.wge	r10,sp[0x10]
800069ae:	f5 d6 e4 0a 	addge	r10,r10,r6
800069b2:	fb fa 4a 04 	st.wge	sp[0x10],r10
800069b6:	fb f6 4a 11 	st.wge	sp[0x44],r6
800069ba:	f9 b2 04 00 	movge	r2,0
800069be:	e1 d6 e5 10 	sublt	r0,r0,r6
800069c2:	f9 b9 05 00 	movlt	r9,0
800069c6:	fb f9 5a 11 	st.wlt	sp[0x44],r9
800069ca:	40 c8       	lddsp	r8,sp[0x30]
800069cc:	58 98       	cp.w	r8,9
800069ce:	e0 8b 00 20 	brhi	80006a0e <_dtoa_r+0x2a2>
800069d2:	58 58       	cp.w	r8,5
800069d4:	f9 b4 0a 01 	movle	r4,1
800069d8:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
800069dc:	f7 b5 09 04 	subgt	r5,4
800069e0:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
800069e4:	f9 b4 09 00 	movgt	r4,0
800069e8:	40 cc       	lddsp	r12,sp[0x30]
800069ea:	58 3c       	cp.w	r12,3
800069ec:	c2 d0       	breq	80006a46 <_dtoa_r+0x2da>
800069ee:	e0 89 00 05 	brgt	800069f8 <_dtoa_r+0x28c>
800069f2:	58 2c       	cp.w	r12,2
800069f4:	c1 01       	brne	80006a14 <_dtoa_r+0x2a8>
800069f6:	c1 88       	rjmp	80006a26 <_dtoa_r+0x2ba>
800069f8:	40 cb       	lddsp	r11,sp[0x30]
800069fa:	58 4b       	cp.w	r11,4
800069fc:	c0 60       	breq	80006a08 <_dtoa_r+0x29c>
800069fe:	58 5b       	cp.w	r11,5
80006a00:	c0 a1       	brne	80006a14 <_dtoa_r+0x2a8>
80006a02:	30 1a       	mov	r10,1
80006a04:	50 da       	stdsp	sp[0x34],r10
80006a06:	c2 28       	rjmp	80006a4a <_dtoa_r+0x2de>
80006a08:	30 19       	mov	r9,1
80006a0a:	50 d9       	stdsp	sp[0x34],r9
80006a0c:	c0 f8       	rjmp	80006a2a <_dtoa_r+0x2be>
80006a0e:	30 08       	mov	r8,0
80006a10:	30 14       	mov	r4,1
80006a12:	50 c8       	stdsp	sp[0x30],r8
80006a14:	3f f5       	mov	r5,-1
80006a16:	30 1c       	mov	r12,1
80006a18:	30 0b       	mov	r11,0
80006a1a:	50 95       	stdsp	sp[0x24],r5
80006a1c:	50 dc       	stdsp	sp[0x34],r12
80006a1e:	0a 91       	mov	r1,r5
80006a20:	31 28       	mov	r8,18
80006a22:	50 eb       	stdsp	sp[0x38],r11
80006a24:	c2 08       	rjmp	80006a64 <_dtoa_r+0x2f8>
80006a26:	30 0a       	mov	r10,0
80006a28:	50 da       	stdsp	sp[0x34],r10
80006a2a:	40 e9       	lddsp	r9,sp[0x38]
80006a2c:	58 09       	cp.w	r9,0
80006a2e:	e0 89 00 07 	brgt	80006a3c <_dtoa_r+0x2d0>
80006a32:	30 18       	mov	r8,1
80006a34:	50 98       	stdsp	sp[0x24],r8
80006a36:	10 91       	mov	r1,r8
80006a38:	50 e8       	stdsp	sp[0x38],r8
80006a3a:	c1 58       	rjmp	80006a64 <_dtoa_r+0x2f8>
80006a3c:	40 e5       	lddsp	r5,sp[0x38]
80006a3e:	50 95       	stdsp	sp[0x24],r5
80006a40:	0a 91       	mov	r1,r5
80006a42:	0a 98       	mov	r8,r5
80006a44:	c1 08       	rjmp	80006a64 <_dtoa_r+0x2f8>
80006a46:	30 0c       	mov	r12,0
80006a48:	50 dc       	stdsp	sp[0x34],r12
80006a4a:	40 eb       	lddsp	r11,sp[0x38]
80006a4c:	ec 0b 00 0b 	add	r11,r6,r11
80006a50:	50 9b       	stdsp	sp[0x24],r11
80006a52:	16 98       	mov	r8,r11
80006a54:	2f f8       	sub	r8,-1
80006a56:	58 08       	cp.w	r8,0
80006a58:	e0 89 00 05 	brgt	80006a62 <_dtoa_r+0x2f6>
80006a5c:	10 91       	mov	r1,r8
80006a5e:	30 18       	mov	r8,1
80006a60:	c0 28       	rjmp	80006a64 <_dtoa_r+0x2f8>
80006a62:	10 91       	mov	r1,r8
80006a64:	30 09       	mov	r9,0
80006a66:	6e 9a       	ld.w	r10,r7[0x24]
80006a68:	95 19       	st.w	r10[0x4],r9
80006a6a:	30 49       	mov	r9,4
80006a6c:	c0 68       	rjmp	80006a78 <_dtoa_r+0x30c>
80006a6e:	d7 03       	nop
80006a70:	6a 1a       	ld.w	r10,r5[0x4]
80006a72:	a1 79       	lsl	r9,0x1
80006a74:	2f fa       	sub	r10,-1
80006a76:	8b 1a       	st.w	r5[0x4],r10
80006a78:	6e 95       	ld.w	r5,r7[0x24]
80006a7a:	f2 ca ff ec 	sub	r10,r9,-20
80006a7e:	10 3a       	cp.w	r10,r8
80006a80:	fe 98 ff f8 	brls	80006a70 <_dtoa_r+0x304>
80006a84:	6a 1b       	ld.w	r11,r5[0x4]
80006a86:	0e 9c       	mov	r12,r7
80006a88:	e0 a0 0b 66 	rcall	80008154 <_Balloc>
80006a8c:	58 e1       	cp.w	r1,14
80006a8e:	5f 88       	srls	r8
80006a90:	8b 0c       	st.w	r5[0x0],r12
80006a92:	f1 e4 00 04 	and	r4,r8,r4
80006a96:	6e 98       	ld.w	r8,r7[0x24]
80006a98:	70 08       	ld.w	r8,r8[0x0]
80006a9a:	50 88       	stdsp	sp[0x20],r8
80006a9c:	e0 80 01 82 	breq	80006da0 <_dtoa_r+0x634>
80006aa0:	58 06       	cp.w	r6,0
80006aa2:	e0 8a 00 43 	brle	80006b28 <_dtoa_r+0x3bc>
80006aa6:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80006aaa:	fe c8 c8 3a 	sub	r8,pc,-14278
80006aae:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80006ab2:	fa e5 00 18 	st.d	sp[24],r4
80006ab6:	ec 04 14 04 	asr	r4,r6,0x4
80006aba:	ed b4 00 04 	bld	r4,0x4
80006abe:	c0 30       	breq	80006ac4 <_dtoa_r+0x358>
80006ac0:	30 25       	mov	r5,2
80006ac2:	c1 08       	rjmp	80006ae2 <_dtoa_r+0x376>
80006ac4:	fe c8 c7 8c 	sub	r8,pc,-14452
80006ac8:	f0 e8 00 20 	ld.d	r8,r8[32]
80006acc:	fa ea 00 3c 	ld.d	r10,sp[60]
80006ad0:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80006ad4:	e0 a0 12 ac 	rcall	8000902c <__avr32_f64_div>
80006ad8:	30 35       	mov	r5,3
80006ada:	14 98       	mov	r8,r10
80006adc:	16 99       	mov	r9,r11
80006ade:	fa e9 00 08 	st.d	sp[8],r8
80006ae2:	fe cc c7 aa 	sub	r12,pc,-14422
80006ae6:	50 a3       	stdsp	sp[0x28],r3
80006ae8:	0c 93       	mov	r3,r6
80006aea:	18 96       	mov	r6,r12
80006aec:	c0 f8       	rjmp	80006b0a <_dtoa_r+0x39e>
80006aee:	fa ea 00 18 	ld.d	r10,sp[24]
80006af2:	ed b4 00 00 	bld	r4,0x0
80006af6:	c0 81       	brne	80006b06 <_dtoa_r+0x39a>
80006af8:	ec e8 00 00 	ld.d	r8,r6[0]
80006afc:	2f f5       	sub	r5,-1
80006afe:	fe b0 e8 4d 	rcall	80003b98 <__avr32_f64_mul>
80006b02:	fa eb 00 18 	st.d	sp[24],r10
80006b06:	a1 54       	asr	r4,0x1
80006b08:	2f 86       	sub	r6,-8
80006b0a:	58 04       	cp.w	r4,0
80006b0c:	cf 11       	brne	80006aee <_dtoa_r+0x382>
80006b0e:	fa e8 00 18 	ld.d	r8,sp[24]
80006b12:	fa ea 00 08 	ld.d	r10,sp[8]
80006b16:	06 96       	mov	r6,r3
80006b18:	e0 a0 12 8a 	rcall	8000902c <__avr32_f64_div>
80006b1c:	40 a3       	lddsp	r3,sp[0x28]
80006b1e:	14 98       	mov	r8,r10
80006b20:	16 99       	mov	r9,r11
80006b22:	fa e9 00 08 	st.d	sp[8],r8
80006b26:	c2 f8       	rjmp	80006b84 <_dtoa_r+0x418>
80006b28:	ec 08 11 00 	rsub	r8,r6,0
80006b2c:	c0 31       	brne	80006b32 <_dtoa_r+0x3c6>
80006b2e:	30 25       	mov	r5,2
80006b30:	c2 a8       	rjmp	80006b84 <_dtoa_r+0x418>
80006b32:	fe cc c7 fa 	sub	r12,pc,-14342
80006b36:	f0 04 14 04 	asr	r4,r8,0x4
80006b3a:	50 1c       	stdsp	sp[0x4],r12
80006b3c:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80006b40:	fe c9 c8 d0 	sub	r9,pc,-14128
80006b44:	fa ea 00 3c 	ld.d	r10,sp[60]
80006b48:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80006b4c:	fe b0 e8 26 	rcall	80003b98 <__avr32_f64_mul>
80006b50:	40 1c       	lddsp	r12,sp[0x4]
80006b52:	50 63       	stdsp	sp[0x18],r3
80006b54:	30 25       	mov	r5,2
80006b56:	0c 93       	mov	r3,r6
80006b58:	fa eb 00 08 	st.d	sp[8],r10
80006b5c:	18 96       	mov	r6,r12
80006b5e:	c0 f8       	rjmp	80006b7c <_dtoa_r+0x410>
80006b60:	fa ea 00 08 	ld.d	r10,sp[8]
80006b64:	ed b4 00 00 	bld	r4,0x0
80006b68:	c0 81       	brne	80006b78 <_dtoa_r+0x40c>
80006b6a:	ec e8 00 00 	ld.d	r8,r6[0]
80006b6e:	2f f5       	sub	r5,-1
80006b70:	fe b0 e8 14 	rcall	80003b98 <__avr32_f64_mul>
80006b74:	fa eb 00 08 	st.d	sp[8],r10
80006b78:	a1 54       	asr	r4,0x1
80006b7a:	2f 86       	sub	r6,-8
80006b7c:	58 04       	cp.w	r4,0
80006b7e:	cf 11       	brne	80006b60 <_dtoa_r+0x3f4>
80006b80:	06 96       	mov	r6,r3
80006b82:	40 63       	lddsp	r3,sp[0x18]
80006b84:	41 4a       	lddsp	r10,sp[0x50]
80006b86:	58 0a       	cp.w	r10,0
80006b88:	c2 a0       	breq	80006bdc <_dtoa_r+0x470>
80006b8a:	fa e8 00 08 	ld.d	r8,sp[8]
80006b8e:	58 01       	cp.w	r1,0
80006b90:	5f 94       	srgt	r4
80006b92:	fa e9 00 18 	st.d	sp[24],r8
80006b96:	30 08       	mov	r8,0
80006b98:	fc 19 3f f0 	movh	r9,0x3ff0
80006b9c:	fa ea 00 18 	ld.d	r10,sp[24]
80006ba0:	e0 a0 12 12 	rcall	80008fc4 <__avr32_f64_cmp_lt>
80006ba4:	f9 bc 00 00 	moveq	r12,0
80006ba8:	f9 bc 01 01 	movne	r12,1
80006bac:	e9 ec 00 0c 	and	r12,r4,r12
80006bb0:	c1 60       	breq	80006bdc <_dtoa_r+0x470>
80006bb2:	40 98       	lddsp	r8,sp[0x24]
80006bb4:	58 08       	cp.w	r8,0
80006bb6:	e0 8a 00 f1 	brle	80006d98 <_dtoa_r+0x62c>
80006bba:	30 08       	mov	r8,0
80006bbc:	fc 19 40 24 	movh	r9,0x4024
80006bc0:	ec c4 00 01 	sub	r4,r6,1
80006bc4:	fa ea 00 18 	ld.d	r10,sp[24]
80006bc8:	2f f5       	sub	r5,-1
80006bca:	50 64       	stdsp	sp[0x18],r4
80006bcc:	fe b0 e7 e6 	rcall	80003b98 <__avr32_f64_mul>
80006bd0:	40 94       	lddsp	r4,sp[0x24]
80006bd2:	14 98       	mov	r8,r10
80006bd4:	16 99       	mov	r9,r11
80006bd6:	fa e9 00 08 	st.d	sp[8],r8
80006bda:	c0 38       	rjmp	80006be0 <_dtoa_r+0x474>
80006bdc:	50 66       	stdsp	sp[0x18],r6
80006bde:	02 94       	mov	r4,r1
80006be0:	0a 9c       	mov	r12,r5
80006be2:	fe b0 e8 c9 	rcall	80003d74 <__avr32_s32_to_f64>
80006be6:	fa e8 00 08 	ld.d	r8,sp[8]
80006bea:	fe b0 e7 d7 	rcall	80003b98 <__avr32_f64_mul>
80006bee:	30 08       	mov	r8,0
80006bf0:	fc 19 40 1c 	movh	r9,0x401c
80006bf4:	e0 a0 11 04 	rcall	80008dfc <__avr32_f64_add>
80006bf8:	14 98       	mov	r8,r10
80006bfa:	16 99       	mov	r9,r11
80006bfc:	fa e9 00 28 	st.d	sp[40],r8
80006c00:	fc 18 fc c0 	movh	r8,0xfcc0
80006c04:	40 a5       	lddsp	r5,sp[0x28]
80006c06:	10 05       	add	r5,r8
80006c08:	50 a5       	stdsp	sp[0x28],r5
80006c0a:	58 04       	cp.w	r4,0
80006c0c:	c2 11       	brne	80006c4e <_dtoa_r+0x4e2>
80006c0e:	fa ea 00 08 	ld.d	r10,sp[8]
80006c12:	30 08       	mov	r8,0
80006c14:	fc 19 40 14 	movh	r9,0x4014
80006c18:	e0 a0 10 24 	rcall	80008c60 <__avr32_f64_sub>
80006c1c:	40 bc       	lddsp	r12,sp[0x2c]
80006c1e:	fa eb 00 08 	st.d	sp[8],r10
80006c22:	14 98       	mov	r8,r10
80006c24:	16 99       	mov	r9,r11
80006c26:	18 9a       	mov	r10,r12
80006c28:	0a 9b       	mov	r11,r5
80006c2a:	e0 a0 11 cd 	rcall	80008fc4 <__avr32_f64_cmp_lt>
80006c2e:	e0 81 02 54 	brne	800070d6 <_dtoa_r+0x96a>
80006c32:	0a 98       	mov	r8,r5
80006c34:	40 b9       	lddsp	r9,sp[0x2c]
80006c36:	ee 18 80 00 	eorh	r8,0x8000
80006c3a:	fa ea 00 08 	ld.d	r10,sp[8]
80006c3e:	10 95       	mov	r5,r8
80006c40:	12 98       	mov	r8,r9
80006c42:	0a 99       	mov	r9,r5
80006c44:	e0 a0 11 c0 	rcall	80008fc4 <__avr32_f64_cmp_lt>
80006c48:	e0 81 02 3e 	brne	800070c4 <_dtoa_r+0x958>
80006c4c:	ca 68       	rjmp	80006d98 <_dtoa_r+0x62c>
80006c4e:	fe c9 c9 de 	sub	r9,pc,-13858
80006c52:	e8 c8 00 01 	sub	r8,r4,1
80006c56:	40 d5       	lddsp	r5,sp[0x34]
80006c58:	58 05       	cp.w	r5,0
80006c5a:	c4 f0       	breq	80006cf8 <_dtoa_r+0x58c>
80006c5c:	30 0c       	mov	r12,0
80006c5e:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80006c62:	51 3c       	stdsp	sp[0x4c],r12
80006c64:	30 0a       	mov	r10,0
80006c66:	fc 1b 3f e0 	movh	r11,0x3fe0
80006c6a:	e0 a0 11 e1 	rcall	8000902c <__avr32_f64_div>
80006c6e:	fa e8 00 28 	ld.d	r8,sp[40]
80006c72:	40 85       	lddsp	r5,sp[0x20]
80006c74:	e0 a0 0f f6 	rcall	80008c60 <__avr32_f64_sub>
80006c78:	fa eb 00 28 	st.d	sp[40],r10
80006c7c:	fa ea 00 08 	ld.d	r10,sp[8]
80006c80:	e0 a0 11 48 	rcall	80008f10 <__avr32_f64_to_s32>
80006c84:	51 6c       	stdsp	sp[0x58],r12
80006c86:	fe b0 e8 77 	rcall	80003d74 <__avr32_s32_to_f64>
80006c8a:	14 98       	mov	r8,r10
80006c8c:	16 99       	mov	r9,r11
80006c8e:	fa ea 00 08 	ld.d	r10,sp[8]
80006c92:	e0 a0 0f e7 	rcall	80008c60 <__avr32_f64_sub>
80006c96:	fa eb 00 08 	st.d	sp[8],r10
80006c9a:	41 68       	lddsp	r8,sp[0x58]
80006c9c:	2d 08       	sub	r8,-48
80006c9e:	0a c8       	st.b	r5++,r8
80006ca0:	41 39       	lddsp	r9,sp[0x4c]
80006ca2:	2f f9       	sub	r9,-1
80006ca4:	51 39       	stdsp	sp[0x4c],r9
80006ca6:	fa e8 00 28 	ld.d	r8,sp[40]
80006caa:	e0 a0 11 8d 	rcall	80008fc4 <__avr32_f64_cmp_lt>
80006cae:	e0 81 03 39 	brne	80007320 <_dtoa_r+0xbb4>
80006cb2:	fa e8 00 08 	ld.d	r8,sp[8]
80006cb6:	30 0a       	mov	r10,0
80006cb8:	fc 1b 3f f0 	movh	r11,0x3ff0
80006cbc:	e0 a0 0f d2 	rcall	80008c60 <__avr32_f64_sub>
80006cc0:	fa e8 00 28 	ld.d	r8,sp[40]
80006cc4:	e0 a0 11 80 	rcall	80008fc4 <__avr32_f64_cmp_lt>
80006cc8:	fa ea 00 28 	ld.d	r10,sp[40]
80006ccc:	30 08       	mov	r8,0
80006cce:	fc 19 40 24 	movh	r9,0x4024
80006cd2:	e0 81 00 da 	brne	80006e86 <_dtoa_r+0x71a>
80006cd6:	41 3c       	lddsp	r12,sp[0x4c]
80006cd8:	08 3c       	cp.w	r12,r4
80006cda:	c5 f4       	brge	80006d98 <_dtoa_r+0x62c>
80006cdc:	fe b0 e7 5e 	rcall	80003b98 <__avr32_f64_mul>
80006ce0:	30 08       	mov	r8,0
80006ce2:	fa eb 00 28 	st.d	sp[40],r10
80006ce6:	fc 19 40 24 	movh	r9,0x4024
80006cea:	fa ea 00 08 	ld.d	r10,sp[8]
80006cee:	fe b0 e7 55 	rcall	80003b98 <__avr32_f64_mul>
80006cf2:	fa eb 00 08 	st.d	sp[8],r10
80006cf6:	cc 3b       	rjmp	80006c7c <_dtoa_r+0x510>
80006cf8:	40 85       	lddsp	r5,sp[0x20]
80006cfa:	08 05       	add	r5,r4
80006cfc:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80006d00:	51 35       	stdsp	sp[0x4c],r5
80006d02:	fa e8 00 28 	ld.d	r8,sp[40]
80006d06:	40 85       	lddsp	r5,sp[0x20]
80006d08:	fe b0 e7 48 	rcall	80003b98 <__avr32_f64_mul>
80006d0c:	fa eb 00 28 	st.d	sp[40],r10
80006d10:	fa ea 00 08 	ld.d	r10,sp[8]
80006d14:	e0 a0 10 fe 	rcall	80008f10 <__avr32_f64_to_s32>
80006d18:	51 6c       	stdsp	sp[0x58],r12
80006d1a:	fe b0 e8 2d 	rcall	80003d74 <__avr32_s32_to_f64>
80006d1e:	14 98       	mov	r8,r10
80006d20:	16 99       	mov	r9,r11
80006d22:	fa ea 00 08 	ld.d	r10,sp[8]
80006d26:	e0 a0 0f 9d 	rcall	80008c60 <__avr32_f64_sub>
80006d2a:	fa eb 00 08 	st.d	sp[8],r10
80006d2e:	41 68       	lddsp	r8,sp[0x58]
80006d30:	2d 08       	sub	r8,-48
80006d32:	0a c8       	st.b	r5++,r8
80006d34:	41 3c       	lddsp	r12,sp[0x4c]
80006d36:	18 35       	cp.w	r5,r12
80006d38:	c2 81       	brne	80006d88 <_dtoa_r+0x61c>
80006d3a:	30 08       	mov	r8,0
80006d3c:	fc 19 3f e0 	movh	r9,0x3fe0
80006d40:	fa ea 00 28 	ld.d	r10,sp[40]
80006d44:	e0 a0 10 5c 	rcall	80008dfc <__avr32_f64_add>
80006d48:	40 85       	lddsp	r5,sp[0x20]
80006d4a:	fa e8 00 08 	ld.d	r8,sp[8]
80006d4e:	08 05       	add	r5,r4
80006d50:	e0 a0 11 3a 	rcall	80008fc4 <__avr32_f64_cmp_lt>
80006d54:	e0 81 00 99 	brne	80006e86 <_dtoa_r+0x71a>
80006d58:	fa e8 00 28 	ld.d	r8,sp[40]
80006d5c:	30 0a       	mov	r10,0
80006d5e:	fc 1b 3f e0 	movh	r11,0x3fe0
80006d62:	e0 a0 0f 7f 	rcall	80008c60 <__avr32_f64_sub>
80006d66:	14 98       	mov	r8,r10
80006d68:	16 99       	mov	r9,r11
80006d6a:	fa ea 00 08 	ld.d	r10,sp[8]
80006d6e:	e0 a0 11 2b 	rcall	80008fc4 <__avr32_f64_cmp_lt>
80006d72:	c1 30       	breq	80006d98 <_dtoa_r+0x62c>
80006d74:	33 09       	mov	r9,48
80006d76:	0a 98       	mov	r8,r5
80006d78:	11 7a       	ld.ub	r10,--r8
80006d7a:	f2 0a 18 00 	cp.b	r10,r9
80006d7e:	e0 81 02 d1 	brne	80007320 <_dtoa_r+0xbb4>
80006d82:	10 95       	mov	r5,r8
80006d84:	cf 9b       	rjmp	80006d76 <_dtoa_r+0x60a>
80006d86:	d7 03       	nop
80006d88:	30 08       	mov	r8,0
80006d8a:	fc 19 40 24 	movh	r9,0x4024
80006d8e:	fe b0 e7 05 	rcall	80003b98 <__avr32_f64_mul>
80006d92:	fa eb 00 08 	st.d	sp[8],r10
80006d96:	cb db       	rjmp	80006d10 <_dtoa_r+0x5a4>
80006d98:	fa ea 00 3c 	ld.d	r10,sp[60]
80006d9c:	fa eb 00 08 	st.d	sp[8],r10
80006da0:	58 e6       	cp.w	r6,14
80006da2:	5f ab       	srle	r11
80006da4:	41 8a       	lddsp	r10,sp[0x60]
80006da6:	30 08       	mov	r8,0
80006da8:	f4 09 11 ff 	rsub	r9,r10,-1
80006dac:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80006db0:	f0 09 18 00 	cp.b	r9,r8
80006db4:	e0 80 00 82 	breq	80006eb8 <_dtoa_r+0x74c>
80006db8:	40 ea       	lddsp	r10,sp[0x38]
80006dba:	58 01       	cp.w	r1,0
80006dbc:	5f a9       	srle	r9
80006dbe:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80006dc2:	fe ca cb 52 	sub	r10,pc,-13486
80006dc6:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80006dca:	fa e5 00 10 	st.d	sp[16],r4
80006dce:	f0 09 18 00 	cp.b	r9,r8
80006dd2:	c1 40       	breq	80006dfa <_dtoa_r+0x68e>
80006dd4:	58 01       	cp.w	r1,0
80006dd6:	e0 81 01 77 	brne	800070c4 <_dtoa_r+0x958>
80006dda:	30 08       	mov	r8,0
80006ddc:	fc 19 40 14 	movh	r9,0x4014
80006de0:	08 9a       	mov	r10,r4
80006de2:	0a 9b       	mov	r11,r5
80006de4:	fe b0 e6 da 	rcall	80003b98 <__avr32_f64_mul>
80006de8:	fa e8 00 08 	ld.d	r8,sp[8]
80006dec:	e0 a0 10 b8 	rcall	80008f5c <__avr32_f64_cmp_ge>
80006df0:	e0 81 01 6a 	brne	800070c4 <_dtoa_r+0x958>
80006df4:	02 92       	mov	r2,r1
80006df6:	e0 8f 01 72 	bral	800070da <_dtoa_r+0x96e>
80006dfa:	40 85       	lddsp	r5,sp[0x20]
80006dfc:	30 14       	mov	r4,1
80006dfe:	fa e8 00 10 	ld.d	r8,sp[16]
80006e02:	fa ea 00 08 	ld.d	r10,sp[8]
80006e06:	e0 a0 11 13 	rcall	8000902c <__avr32_f64_div>
80006e0a:	e0 a0 10 83 	rcall	80008f10 <__avr32_f64_to_s32>
80006e0e:	18 92       	mov	r2,r12
80006e10:	fe b0 e7 b2 	rcall	80003d74 <__avr32_s32_to_f64>
80006e14:	fa e8 00 10 	ld.d	r8,sp[16]
80006e18:	fe b0 e6 c0 	rcall	80003b98 <__avr32_f64_mul>
80006e1c:	14 98       	mov	r8,r10
80006e1e:	16 99       	mov	r9,r11
80006e20:	fa ea 00 08 	ld.d	r10,sp[8]
80006e24:	e0 a0 0f 1e 	rcall	80008c60 <__avr32_f64_sub>
80006e28:	fa eb 00 08 	st.d	sp[8],r10
80006e2c:	e4 c8 ff d0 	sub	r8,r2,-48
80006e30:	0a c8       	st.b	r5++,r8
80006e32:	fc 19 40 24 	movh	r9,0x4024
80006e36:	30 08       	mov	r8,0
80006e38:	02 34       	cp.w	r4,r1
80006e3a:	c3 31       	brne	80006ea0 <_dtoa_r+0x734>
80006e3c:	fa e8 00 08 	ld.d	r8,sp[8]
80006e40:	e0 a0 0f de 	rcall	80008dfc <__avr32_f64_add>
80006e44:	16 91       	mov	r1,r11
80006e46:	14 90       	mov	r0,r10
80006e48:	14 98       	mov	r8,r10
80006e4a:	02 99       	mov	r9,r1
80006e4c:	fa ea 00 10 	ld.d	r10,sp[16]
80006e50:	e0 a0 10 ba 	rcall	80008fc4 <__avr32_f64_cmp_lt>
80006e54:	c1 a1       	brne	80006e88 <_dtoa_r+0x71c>
80006e56:	fa e8 00 10 	ld.d	r8,sp[16]
80006e5a:	00 9a       	mov	r10,r0
80006e5c:	02 9b       	mov	r11,r1
80006e5e:	e0 a0 10 6c 	rcall	80008f36 <__avr32_f64_cmp_eq>
80006e62:	e0 80 02 5e 	breq	8000731e <_dtoa_r+0xbb2>
80006e66:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80006e6a:	c0 f1       	brne	80006e88 <_dtoa_r+0x71c>
80006e6c:	e0 8f 02 59 	bral	8000731e <_dtoa_r+0xbb2>
80006e70:	40 8a       	lddsp	r10,sp[0x20]
80006e72:	14 38       	cp.w	r8,r10
80006e74:	c0 30       	breq	80006e7a <_dtoa_r+0x70e>
80006e76:	10 95       	mov	r5,r8
80006e78:	c0 98       	rjmp	80006e8a <_dtoa_r+0x71e>
80006e7a:	33 08       	mov	r8,48
80006e7c:	40 89       	lddsp	r9,sp[0x20]
80006e7e:	2f f6       	sub	r6,-1
80006e80:	b2 88       	st.b	r9[0x0],r8
80006e82:	40 88       	lddsp	r8,sp[0x20]
80006e84:	c0 88       	rjmp	80006e94 <_dtoa_r+0x728>
80006e86:	40 66       	lddsp	r6,sp[0x18]
80006e88:	33 99       	mov	r9,57
80006e8a:	0a 98       	mov	r8,r5
80006e8c:	11 7a       	ld.ub	r10,--r8
80006e8e:	f2 0a 18 00 	cp.b	r10,r9
80006e92:	ce f0       	breq	80006e70 <_dtoa_r+0x704>
80006e94:	50 66       	stdsp	sp[0x18],r6
80006e96:	11 89       	ld.ub	r9,r8[0x0]
80006e98:	2f f9       	sub	r9,-1
80006e9a:	b0 89       	st.b	r8[0x0],r9
80006e9c:	e0 8f 02 42 	bral	80007320 <_dtoa_r+0xbb4>
80006ea0:	fe b0 e6 7c 	rcall	80003b98 <__avr32_f64_mul>
80006ea4:	2f f4       	sub	r4,-1
80006ea6:	fa eb 00 08 	st.d	sp[8],r10
80006eaa:	30 08       	mov	r8,0
80006eac:	30 09       	mov	r9,0
80006eae:	e0 a0 10 44 	rcall	80008f36 <__avr32_f64_cmp_eq>
80006eb2:	ca 60       	breq	80006dfe <_dtoa_r+0x692>
80006eb4:	e0 8f 02 35 	bral	8000731e <_dtoa_r+0xbb2>
80006eb8:	40 d8       	lddsp	r8,sp[0x34]
80006eba:	58 08       	cp.w	r8,0
80006ebc:	c0 51       	brne	80006ec6 <_dtoa_r+0x75a>
80006ebe:	04 98       	mov	r8,r2
80006ec0:	00 95       	mov	r5,r0
80006ec2:	40 d4       	lddsp	r4,sp[0x34]
80006ec4:	c3 78       	rjmp	80006f32 <_dtoa_r+0x7c6>
80006ec6:	40 c5       	lddsp	r5,sp[0x30]
80006ec8:	58 15       	cp.w	r5,1
80006eca:	e0 89 00 0f 	brgt	80006ee8 <_dtoa_r+0x77c>
80006ece:	41 74       	lddsp	r4,sp[0x5c]
80006ed0:	58 04       	cp.w	r4,0
80006ed2:	c0 40       	breq	80006eda <_dtoa_r+0x76e>
80006ed4:	f4 c9 fb cd 	sub	r9,r10,-1075
80006ed8:	c0 48       	rjmp	80006ee0 <_dtoa_r+0x774>
80006eda:	41 99       	lddsp	r9,sp[0x64]
80006edc:	f2 09 11 36 	rsub	r9,r9,54
80006ee0:	04 98       	mov	r8,r2
80006ee2:	00 95       	mov	r5,r0
80006ee4:	c1 c8       	rjmp	80006f1c <_dtoa_r+0x7b0>
80006ee6:	d7 03       	nop
80006ee8:	e2 c8 00 01 	sub	r8,r1,1
80006eec:	58 01       	cp.w	r1,0
80006eee:	e0 05 17 40 	movge	r5,r0
80006ef2:	e2 09 17 40 	movge	r9,r1
80006ef6:	e1 d1 e5 15 	sublt	r5,r0,r1
80006efa:	f9 b9 05 00 	movlt	r9,0
80006efe:	10 32       	cp.w	r2,r8
80006f00:	e5 d8 e4 18 	subge	r8,r2,r8
80006f04:	f1 d2 e5 18 	sublt	r8,r8,r2
80006f08:	e5 d8 e5 02 	addlt	r2,r2,r8
80006f0c:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80006f10:	f9 d8 e5 0c 	addlt	r12,r12,r8
80006f14:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80006f18:	f9 b8 05 00 	movlt	r8,0
80006f1c:	40 4b       	lddsp	r11,sp[0x10]
80006f1e:	12 0b       	add	r11,r9
80006f20:	50 08       	stdsp	sp[0x0],r8
80006f22:	50 4b       	stdsp	sp[0x10],r11
80006f24:	12 00       	add	r0,r9
80006f26:	30 1b       	mov	r11,1
80006f28:	0e 9c       	mov	r12,r7
80006f2a:	e0 a0 0a c9 	rcall	800084bc <__i2b>
80006f2e:	40 08       	lddsp	r8,sp[0x0]
80006f30:	18 94       	mov	r4,r12
80006f32:	40 4a       	lddsp	r10,sp[0x10]
80006f34:	58 05       	cp.w	r5,0
80006f36:	5f 99       	srgt	r9
80006f38:	58 0a       	cp.w	r10,0
80006f3a:	5f 9a       	srgt	r10
80006f3c:	f5 e9 00 09 	and	r9,r10,r9
80006f40:	c0 80       	breq	80006f50 <_dtoa_r+0x7e4>
80006f42:	40 4c       	lddsp	r12,sp[0x10]
80006f44:	f8 05 0d 49 	min	r9,r12,r5
80006f48:	12 1c       	sub	r12,r9
80006f4a:	12 10       	sub	r0,r9
80006f4c:	50 4c       	stdsp	sp[0x10],r12
80006f4e:	12 15       	sub	r5,r9
80006f50:	58 02       	cp.w	r2,0
80006f52:	e0 8a 00 27 	brle	80006fa0 <_dtoa_r+0x834>
80006f56:	40 db       	lddsp	r11,sp[0x34]
80006f58:	58 0b       	cp.w	r11,0
80006f5a:	c1 d0       	breq	80006f94 <_dtoa_r+0x828>
80006f5c:	58 08       	cp.w	r8,0
80006f5e:	e0 8a 00 17 	brle	80006f8c <_dtoa_r+0x820>
80006f62:	10 9a       	mov	r10,r8
80006f64:	50 08       	stdsp	sp[0x0],r8
80006f66:	08 9b       	mov	r11,r4
80006f68:	0e 9c       	mov	r12,r7
80006f6a:	e0 a0 0a ef 	rcall	80008548 <__pow5mult>
80006f6e:	06 9a       	mov	r10,r3
80006f70:	18 9b       	mov	r11,r12
80006f72:	18 94       	mov	r4,r12
80006f74:	0e 9c       	mov	r12,r7
80006f76:	e0 a0 0a 23 	rcall	800083bc <__multiply>
80006f7a:	18 99       	mov	r9,r12
80006f7c:	06 9b       	mov	r11,r3
80006f7e:	50 19       	stdsp	sp[0x4],r9
80006f80:	0e 9c       	mov	r12,r7
80006f82:	e0 a0 08 cf 	rcall	80008120 <_Bfree>
80006f86:	40 19       	lddsp	r9,sp[0x4]
80006f88:	40 08       	lddsp	r8,sp[0x0]
80006f8a:	12 93       	mov	r3,r9
80006f8c:	e4 08 01 0a 	sub	r10,r2,r8
80006f90:	c0 80       	breq	80006fa0 <_dtoa_r+0x834>
80006f92:	c0 28       	rjmp	80006f96 <_dtoa_r+0x82a>
80006f94:	04 9a       	mov	r10,r2
80006f96:	06 9b       	mov	r11,r3
80006f98:	0e 9c       	mov	r12,r7
80006f9a:	e0 a0 0a d7 	rcall	80008548 <__pow5mult>
80006f9e:	18 93       	mov	r3,r12
80006fa0:	30 1b       	mov	r11,1
80006fa2:	0e 9c       	mov	r12,r7
80006fa4:	e0 a0 0a 8c 	rcall	800084bc <__i2b>
80006fa8:	41 1a       	lddsp	r10,sp[0x44]
80006faa:	18 92       	mov	r2,r12
80006fac:	58 0a       	cp.w	r10,0
80006fae:	e0 8a 00 07 	brle	80006fbc <_dtoa_r+0x850>
80006fb2:	18 9b       	mov	r11,r12
80006fb4:	0e 9c       	mov	r12,r7
80006fb6:	e0 a0 0a c9 	rcall	80008548 <__pow5mult>
80006fba:	18 92       	mov	r2,r12
80006fbc:	40 c9       	lddsp	r9,sp[0x30]
80006fbe:	58 19       	cp.w	r9,1
80006fc0:	e0 89 00 14 	brgt	80006fe8 <_dtoa_r+0x87c>
80006fc4:	40 38       	lddsp	r8,sp[0xc]
80006fc6:	58 08       	cp.w	r8,0
80006fc8:	c1 01       	brne	80006fe8 <_dtoa_r+0x87c>
80006fca:	40 29       	lddsp	r9,sp[0x8]
80006fcc:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80006fd0:	c0 c1       	brne	80006fe8 <_dtoa_r+0x87c>
80006fd2:	12 98       	mov	r8,r9
80006fd4:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006fd8:	c0 80       	breq	80006fe8 <_dtoa_r+0x87c>
80006fda:	40 4c       	lddsp	r12,sp[0x10]
80006fdc:	30 1b       	mov	r11,1
80006fde:	2f fc       	sub	r12,-1
80006fe0:	2f f0       	sub	r0,-1
80006fe2:	50 4c       	stdsp	sp[0x10],r12
80006fe4:	50 6b       	stdsp	sp[0x18],r11
80006fe6:	c0 38       	rjmp	80006fec <_dtoa_r+0x880>
80006fe8:	30 0a       	mov	r10,0
80006fea:	50 6a       	stdsp	sp[0x18],r10
80006fec:	41 19       	lddsp	r9,sp[0x44]
80006fee:	58 09       	cp.w	r9,0
80006ff0:	c0 31       	brne	80006ff6 <_dtoa_r+0x88a>
80006ff2:	30 1c       	mov	r12,1
80006ff4:	c0 98       	rjmp	80007006 <_dtoa_r+0x89a>
80006ff6:	64 48       	ld.w	r8,r2[0x10]
80006ff8:	2f c8       	sub	r8,-4
80006ffa:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80006ffe:	e0 a0 08 01 	rcall	80008000 <__hi0bits>
80007002:	f8 0c 11 20 	rsub	r12,r12,32
80007006:	40 4b       	lddsp	r11,sp[0x10]
80007008:	f8 0b 00 08 	add	r8,r12,r11
8000700c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80007010:	c0 c0       	breq	80007028 <_dtoa_r+0x8bc>
80007012:	f0 08 11 20 	rsub	r8,r8,32
80007016:	58 48       	cp.w	r8,4
80007018:	e0 8a 00 06 	brle	80007024 <_dtoa_r+0x8b8>
8000701c:	20 48       	sub	r8,4
8000701e:	10 0b       	add	r11,r8
80007020:	50 4b       	stdsp	sp[0x10],r11
80007022:	c0 78       	rjmp	80007030 <_dtoa_r+0x8c4>
80007024:	58 48       	cp.w	r8,4
80007026:	c0 70       	breq	80007034 <_dtoa_r+0x8c8>
80007028:	40 4a       	lddsp	r10,sp[0x10]
8000702a:	2e 48       	sub	r8,-28
8000702c:	10 0a       	add	r10,r8
8000702e:	50 4a       	stdsp	sp[0x10],r10
80007030:	10 00       	add	r0,r8
80007032:	10 05       	add	r5,r8
80007034:	58 00       	cp.w	r0,0
80007036:	e0 8a 00 08 	brle	80007046 <_dtoa_r+0x8da>
8000703a:	06 9b       	mov	r11,r3
8000703c:	00 9a       	mov	r10,r0
8000703e:	0e 9c       	mov	r12,r7
80007040:	e0 a0 09 7a 	rcall	80008334 <__lshift>
80007044:	18 93       	mov	r3,r12
80007046:	40 49       	lddsp	r9,sp[0x10]
80007048:	58 09       	cp.w	r9,0
8000704a:	e0 8a 00 08 	brle	8000705a <_dtoa_r+0x8ee>
8000704e:	04 9b       	mov	r11,r2
80007050:	12 9a       	mov	r10,r9
80007052:	0e 9c       	mov	r12,r7
80007054:	e0 a0 09 70 	rcall	80008334 <__lshift>
80007058:	18 92       	mov	r2,r12
8000705a:	41 48       	lddsp	r8,sp[0x50]
8000705c:	58 08       	cp.w	r8,0
8000705e:	c1 b0       	breq	80007094 <_dtoa_r+0x928>
80007060:	04 9b       	mov	r11,r2
80007062:	06 9c       	mov	r12,r3
80007064:	e0 a0 08 45 	rcall	800080ee <__mcmp>
80007068:	c1 64       	brge	80007094 <_dtoa_r+0x928>
8000706a:	06 9b       	mov	r11,r3
8000706c:	30 09       	mov	r9,0
8000706e:	30 aa       	mov	r10,10
80007070:	0e 9c       	mov	r12,r7
80007072:	e0 a0 0a 2d 	rcall	800084cc <__multadd>
80007076:	20 16       	sub	r6,1
80007078:	18 93       	mov	r3,r12
8000707a:	40 dc       	lddsp	r12,sp[0x34]
8000707c:	58 0c       	cp.w	r12,0
8000707e:	c0 31       	brne	80007084 <_dtoa_r+0x918>
80007080:	40 91       	lddsp	r1,sp[0x24]
80007082:	c0 98       	rjmp	80007094 <_dtoa_r+0x928>
80007084:	08 9b       	mov	r11,r4
80007086:	40 91       	lddsp	r1,sp[0x24]
80007088:	30 09       	mov	r9,0
8000708a:	30 aa       	mov	r10,10
8000708c:	0e 9c       	mov	r12,r7
8000708e:	e0 a0 0a 1f 	rcall	800084cc <__multadd>
80007092:	18 94       	mov	r4,r12
80007094:	58 01       	cp.w	r1,0
80007096:	5f a9       	srle	r9
80007098:	40 cb       	lddsp	r11,sp[0x30]
8000709a:	58 2b       	cp.w	r11,2
8000709c:	5f 98       	srgt	r8
8000709e:	f3 e8 00 08 	and	r8,r9,r8
800070a2:	c2 50       	breq	800070ec <_dtoa_r+0x980>
800070a4:	58 01       	cp.w	r1,0
800070a6:	c1 11       	brne	800070c8 <_dtoa_r+0x95c>
800070a8:	04 9b       	mov	r11,r2
800070aa:	02 99       	mov	r9,r1
800070ac:	30 5a       	mov	r10,5
800070ae:	0e 9c       	mov	r12,r7
800070b0:	e0 a0 0a 0e 	rcall	800084cc <__multadd>
800070b4:	18 92       	mov	r2,r12
800070b6:	18 9b       	mov	r11,r12
800070b8:	06 9c       	mov	r12,r3
800070ba:	e0 a0 08 1a 	rcall	800080ee <__mcmp>
800070be:	e0 89 00 0f 	brgt	800070dc <_dtoa_r+0x970>
800070c2:	c0 38       	rjmp	800070c8 <_dtoa_r+0x95c>
800070c4:	30 02       	mov	r2,0
800070c6:	04 94       	mov	r4,r2
800070c8:	40 ea       	lddsp	r10,sp[0x38]
800070ca:	30 09       	mov	r9,0
800070cc:	5c da       	com	r10
800070ce:	40 85       	lddsp	r5,sp[0x20]
800070d0:	50 6a       	stdsp	sp[0x18],r10
800070d2:	50 49       	stdsp	sp[0x10],r9
800070d4:	c0 f9       	rjmp	800072f2 <_dtoa_r+0xb86>
800070d6:	08 92       	mov	r2,r4
800070d8:	40 66       	lddsp	r6,sp[0x18]
800070da:	04 94       	mov	r4,r2
800070dc:	2f f6       	sub	r6,-1
800070de:	50 66       	stdsp	sp[0x18],r6
800070e0:	33 18       	mov	r8,49
800070e2:	40 85       	lddsp	r5,sp[0x20]
800070e4:	0a c8       	st.b	r5++,r8
800070e6:	30 08       	mov	r8,0
800070e8:	50 48       	stdsp	sp[0x10],r8
800070ea:	c0 49       	rjmp	800072f2 <_dtoa_r+0xb86>
800070ec:	40 dc       	lddsp	r12,sp[0x34]
800070ee:	58 0c       	cp.w	r12,0
800070f0:	e0 80 00 b5 	breq	8000725a <_dtoa_r+0xaee>
800070f4:	58 05       	cp.w	r5,0
800070f6:	e0 8a 00 08 	brle	80007106 <_dtoa_r+0x99a>
800070fa:	08 9b       	mov	r11,r4
800070fc:	0a 9a       	mov	r10,r5
800070fe:	0e 9c       	mov	r12,r7
80007100:	e0 a0 09 1a 	rcall	80008334 <__lshift>
80007104:	18 94       	mov	r4,r12
80007106:	40 6b       	lddsp	r11,sp[0x18]
80007108:	58 0b       	cp.w	r11,0
8000710a:	c0 31       	brne	80007110 <_dtoa_r+0x9a4>
8000710c:	08 9c       	mov	r12,r4
8000710e:	c1 38       	rjmp	80007134 <_dtoa_r+0x9c8>
80007110:	68 1b       	ld.w	r11,r4[0x4]
80007112:	0e 9c       	mov	r12,r7
80007114:	e0 a0 08 20 	rcall	80008154 <_Balloc>
80007118:	68 4a       	ld.w	r10,r4[0x10]
8000711a:	18 95       	mov	r5,r12
8000711c:	e8 cb ff f4 	sub	r11,r4,-12
80007120:	2f ea       	sub	r10,-2
80007122:	2f 4c       	sub	r12,-12
80007124:	a3 6a       	lsl	r10,0x2
80007126:	fe b0 e8 3e 	rcall	800041a2 <memcpy>
8000712a:	0a 9b       	mov	r11,r5
8000712c:	30 1a       	mov	r10,1
8000712e:	0e 9c       	mov	r12,r7
80007130:	e0 a0 09 02 	rcall	80008334 <__lshift>
80007134:	50 44       	stdsp	sp[0x10],r4
80007136:	40 3a       	lddsp	r10,sp[0xc]
80007138:	30 19       	mov	r9,1
8000713a:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000713e:	18 94       	mov	r4,r12
80007140:	50 da       	stdsp	sp[0x34],r10
80007142:	40 85       	lddsp	r5,sp[0x20]
80007144:	50 99       	stdsp	sp[0x24],r9
80007146:	50 26       	stdsp	sp[0x8],r6
80007148:	50 e1       	stdsp	sp[0x38],r1
8000714a:	04 9b       	mov	r11,r2
8000714c:	06 9c       	mov	r12,r3
8000714e:	fe b0 fa 7f 	rcall	8000664c <quorem>
80007152:	40 4b       	lddsp	r11,sp[0x10]
80007154:	f8 c0 ff d0 	sub	r0,r12,-48
80007158:	06 9c       	mov	r12,r3
8000715a:	e0 a0 07 ca 	rcall	800080ee <__mcmp>
8000715e:	08 9a       	mov	r10,r4
80007160:	50 6c       	stdsp	sp[0x18],r12
80007162:	04 9b       	mov	r11,r2
80007164:	0e 9c       	mov	r12,r7
80007166:	e0 a0 08 7f 	rcall	80008264 <__mdiff>
8000716a:	18 91       	mov	r1,r12
8000716c:	78 38       	ld.w	r8,r12[0xc]
8000716e:	58 08       	cp.w	r8,0
80007170:	c0 30       	breq	80007176 <_dtoa_r+0xa0a>
80007172:	30 16       	mov	r6,1
80007174:	c0 68       	rjmp	80007180 <_dtoa_r+0xa14>
80007176:	18 9b       	mov	r11,r12
80007178:	06 9c       	mov	r12,r3
8000717a:	e0 a0 07 ba 	rcall	800080ee <__mcmp>
8000717e:	18 96       	mov	r6,r12
80007180:	0e 9c       	mov	r12,r7
80007182:	02 9b       	mov	r11,r1
80007184:	e0 a0 07 ce 	rcall	80008120 <_Bfree>
80007188:	40 cc       	lddsp	r12,sp[0x30]
8000718a:	ed ec 10 08 	or	r8,r6,r12
8000718e:	c0 d1       	brne	800071a8 <_dtoa_r+0xa3c>
80007190:	40 db       	lddsp	r11,sp[0x34]
80007192:	58 0b       	cp.w	r11,0
80007194:	c0 a1       	brne	800071a8 <_dtoa_r+0xa3c>
80007196:	40 26       	lddsp	r6,sp[0x8]
80007198:	e0 40 00 39 	cp.w	r0,57
8000719c:	c3 00       	breq	800071fc <_dtoa_r+0xa90>
8000719e:	40 6a       	lddsp	r10,sp[0x18]
800071a0:	58 0a       	cp.w	r10,0
800071a2:	e0 89 00 24 	brgt	800071ea <_dtoa_r+0xa7e>
800071a6:	c2 f8       	rjmp	80007204 <_dtoa_r+0xa98>
800071a8:	40 69       	lddsp	r9,sp[0x18]
800071aa:	58 09       	cp.w	r9,0
800071ac:	c0 85       	brlt	800071bc <_dtoa_r+0xa50>
800071ae:	12 98       	mov	r8,r9
800071b0:	40 cc       	lddsp	r12,sp[0x30]
800071b2:	18 48       	or	r8,r12
800071b4:	c1 d1       	brne	800071ee <_dtoa_r+0xa82>
800071b6:	40 db       	lddsp	r11,sp[0x34]
800071b8:	58 0b       	cp.w	r11,0
800071ba:	c1 a1       	brne	800071ee <_dtoa_r+0xa82>
800071bc:	0c 99       	mov	r9,r6
800071be:	40 26       	lddsp	r6,sp[0x8]
800071c0:	58 09       	cp.w	r9,0
800071c2:	e0 8a 00 21 	brle	80007204 <_dtoa_r+0xa98>
800071c6:	06 9b       	mov	r11,r3
800071c8:	30 1a       	mov	r10,1
800071ca:	0e 9c       	mov	r12,r7
800071cc:	e0 a0 08 b4 	rcall	80008334 <__lshift>
800071d0:	04 9b       	mov	r11,r2
800071d2:	18 93       	mov	r3,r12
800071d4:	e0 a0 07 8d 	rcall	800080ee <__mcmp>
800071d8:	e0 89 00 06 	brgt	800071e4 <_dtoa_r+0xa78>
800071dc:	c1 41       	brne	80007204 <_dtoa_r+0xa98>
800071de:	ed b0 00 00 	bld	r0,0x0
800071e2:	c1 11       	brne	80007204 <_dtoa_r+0xa98>
800071e4:	e0 40 00 39 	cp.w	r0,57
800071e8:	c0 a0       	breq	800071fc <_dtoa_r+0xa90>
800071ea:	2f f0       	sub	r0,-1
800071ec:	c0 c8       	rjmp	80007204 <_dtoa_r+0xa98>
800071ee:	58 06       	cp.w	r6,0
800071f0:	e0 8a 00 0c 	brle	80007208 <_dtoa_r+0xa9c>
800071f4:	40 26       	lddsp	r6,sp[0x8]
800071f6:	e0 40 00 39 	cp.w	r0,57
800071fa:	c0 41       	brne	80007202 <_dtoa_r+0xa96>
800071fc:	33 98       	mov	r8,57
800071fe:	0a c8       	st.b	r5++,r8
80007200:	c6 78       	rjmp	800072ce <_dtoa_r+0xb62>
80007202:	2f f0       	sub	r0,-1
80007204:	0a c0       	st.b	r5++,r0
80007206:	c7 58       	rjmp	800072f0 <_dtoa_r+0xb84>
80007208:	0a c0       	st.b	r5++,r0
8000720a:	40 9a       	lddsp	r10,sp[0x24]
8000720c:	40 e9       	lddsp	r9,sp[0x38]
8000720e:	12 3a       	cp.w	r10,r9
80007210:	c4 30       	breq	80007296 <_dtoa_r+0xb2a>
80007212:	06 9b       	mov	r11,r3
80007214:	30 09       	mov	r9,0
80007216:	30 aa       	mov	r10,10
80007218:	0e 9c       	mov	r12,r7
8000721a:	e0 a0 09 59 	rcall	800084cc <__multadd>
8000721e:	40 48       	lddsp	r8,sp[0x10]
80007220:	18 93       	mov	r3,r12
80007222:	08 38       	cp.w	r8,r4
80007224:	c0 91       	brne	80007236 <_dtoa_r+0xaca>
80007226:	10 9b       	mov	r11,r8
80007228:	30 09       	mov	r9,0
8000722a:	30 aa       	mov	r10,10
8000722c:	0e 9c       	mov	r12,r7
8000722e:	e0 a0 09 4f 	rcall	800084cc <__multadd>
80007232:	50 4c       	stdsp	sp[0x10],r12
80007234:	c0 e8       	rjmp	80007250 <_dtoa_r+0xae4>
80007236:	40 4b       	lddsp	r11,sp[0x10]
80007238:	30 09       	mov	r9,0
8000723a:	30 aa       	mov	r10,10
8000723c:	0e 9c       	mov	r12,r7
8000723e:	e0 a0 09 47 	rcall	800084cc <__multadd>
80007242:	08 9b       	mov	r11,r4
80007244:	50 4c       	stdsp	sp[0x10],r12
80007246:	30 09       	mov	r9,0
80007248:	30 aa       	mov	r10,10
8000724a:	0e 9c       	mov	r12,r7
8000724c:	e0 a0 09 40 	rcall	800084cc <__multadd>
80007250:	18 94       	mov	r4,r12
80007252:	40 9c       	lddsp	r12,sp[0x24]
80007254:	2f fc       	sub	r12,-1
80007256:	50 9c       	stdsp	sp[0x24],r12
80007258:	c7 9b       	rjmp	8000714a <_dtoa_r+0x9de>
8000725a:	30 18       	mov	r8,1
8000725c:	06 90       	mov	r0,r3
8000725e:	40 85       	lddsp	r5,sp[0x20]
80007260:	08 93       	mov	r3,r4
80007262:	0c 94       	mov	r4,r6
80007264:	10 96       	mov	r6,r8
80007266:	04 9b       	mov	r11,r2
80007268:	00 9c       	mov	r12,r0
8000726a:	fe b0 f9 f1 	rcall	8000664c <quorem>
8000726e:	2d 0c       	sub	r12,-48
80007270:	0a cc       	st.b	r5++,r12
80007272:	02 36       	cp.w	r6,r1
80007274:	c0 a4       	brge	80007288 <_dtoa_r+0xb1c>
80007276:	00 9b       	mov	r11,r0
80007278:	30 09       	mov	r9,0
8000727a:	30 aa       	mov	r10,10
8000727c:	0e 9c       	mov	r12,r7
8000727e:	2f f6       	sub	r6,-1
80007280:	e0 a0 09 26 	rcall	800084cc <__multadd>
80007284:	18 90       	mov	r0,r12
80007286:	cf 0b       	rjmp	80007266 <_dtoa_r+0xafa>
80007288:	08 96       	mov	r6,r4
8000728a:	30 0b       	mov	r11,0
8000728c:	06 94       	mov	r4,r3
8000728e:	50 4b       	stdsp	sp[0x10],r11
80007290:	00 93       	mov	r3,r0
80007292:	18 90       	mov	r0,r12
80007294:	c0 28       	rjmp	80007298 <_dtoa_r+0xb2c>
80007296:	40 26       	lddsp	r6,sp[0x8]
80007298:	06 9b       	mov	r11,r3
8000729a:	30 1a       	mov	r10,1
8000729c:	0e 9c       	mov	r12,r7
8000729e:	e0 a0 08 4b 	rcall	80008334 <__lshift>
800072a2:	04 9b       	mov	r11,r2
800072a4:	18 93       	mov	r3,r12
800072a6:	e0 a0 07 24 	rcall	800080ee <__mcmp>
800072aa:	e0 89 00 12 	brgt	800072ce <_dtoa_r+0xb62>
800072ae:	c1 b1       	brne	800072e4 <_dtoa_r+0xb78>
800072b0:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
800072b4:	c0 d1       	brne	800072ce <_dtoa_r+0xb62>
800072b6:	c1 78       	rjmp	800072e4 <_dtoa_r+0xb78>
800072b8:	40 89       	lddsp	r9,sp[0x20]
800072ba:	12 38       	cp.w	r8,r9
800072bc:	c0 30       	breq	800072c2 <_dtoa_r+0xb56>
800072be:	10 95       	mov	r5,r8
800072c0:	c0 88       	rjmp	800072d0 <_dtoa_r+0xb64>
800072c2:	2f f6       	sub	r6,-1
800072c4:	50 66       	stdsp	sp[0x18],r6
800072c6:	33 18       	mov	r8,49
800072c8:	40 8c       	lddsp	r12,sp[0x20]
800072ca:	b8 88       	st.b	r12[0x0],r8
800072cc:	c1 38       	rjmp	800072f2 <_dtoa_r+0xb86>
800072ce:	33 9a       	mov	r10,57
800072d0:	0a 98       	mov	r8,r5
800072d2:	11 79       	ld.ub	r9,--r8
800072d4:	f4 09 18 00 	cp.b	r9,r10
800072d8:	cf 00       	breq	800072b8 <_dtoa_r+0xb4c>
800072da:	2f f9       	sub	r9,-1
800072dc:	b0 89       	st.b	r8[0x0],r9
800072de:	c0 98       	rjmp	800072f0 <_dtoa_r+0xb84>
800072e0:	10 95       	mov	r5,r8
800072e2:	c0 28       	rjmp	800072e6 <_dtoa_r+0xb7a>
800072e4:	33 09       	mov	r9,48
800072e6:	0a 98       	mov	r8,r5
800072e8:	11 7a       	ld.ub	r10,--r8
800072ea:	f2 0a 18 00 	cp.b	r10,r9
800072ee:	cf 90       	breq	800072e0 <_dtoa_r+0xb74>
800072f0:	50 66       	stdsp	sp[0x18],r6
800072f2:	04 9b       	mov	r11,r2
800072f4:	0e 9c       	mov	r12,r7
800072f6:	e0 a0 07 15 	rcall	80008120 <_Bfree>
800072fa:	58 04       	cp.w	r4,0
800072fc:	c1 20       	breq	80007320 <_dtoa_r+0xbb4>
800072fe:	40 4b       	lddsp	r11,sp[0x10]
80007300:	08 3b       	cp.w	r11,r4
80007302:	5f 19       	srne	r9
80007304:	58 0b       	cp.w	r11,0
80007306:	5f 18       	srne	r8
80007308:	f3 e8 00 08 	and	r8,r9,r8
8000730c:	c0 40       	breq	80007314 <_dtoa_r+0xba8>
8000730e:	0e 9c       	mov	r12,r7
80007310:	e0 a0 07 08 	rcall	80008120 <_Bfree>
80007314:	08 9b       	mov	r11,r4
80007316:	0e 9c       	mov	r12,r7
80007318:	e0 a0 07 04 	rcall	80008120 <_Bfree>
8000731c:	c0 28       	rjmp	80007320 <_dtoa_r+0xbb4>
8000731e:	50 66       	stdsp	sp[0x18],r6
80007320:	0e 9c       	mov	r12,r7
80007322:	06 9b       	mov	r11,r3
80007324:	e0 a0 06 fe 	rcall	80008120 <_Bfree>
80007328:	30 08       	mov	r8,0
8000732a:	aa 88       	st.b	r5[0x0],r8
8000732c:	40 68       	lddsp	r8,sp[0x18]
8000732e:	41 5a       	lddsp	r10,sp[0x54]
80007330:	2f f8       	sub	r8,-1
80007332:	41 29       	lddsp	r9,sp[0x48]
80007334:	95 08       	st.w	r10[0x0],r8
80007336:	40 8c       	lddsp	r12,sp[0x20]
80007338:	58 09       	cp.w	r9,0
8000733a:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000733e:	f1 f5 1a 00 	st.wne	r8[0x0],r5
80007342:	2e 6d       	sub	sp,-104
80007344:	d8 32       	popm	r0-r7,pc
80007346:	d7 03       	nop

80007348 <_fflush_r>:
80007348:	d4 21       	pushm	r4-r7,lr
8000734a:	16 97       	mov	r7,r11
8000734c:	18 96       	mov	r6,r12
8000734e:	76 48       	ld.w	r8,r11[0x10]
80007350:	58 08       	cp.w	r8,0
80007352:	c7 f0       	breq	80007450 <_fflush_r+0x108>
80007354:	58 0c       	cp.w	r12,0
80007356:	c0 50       	breq	80007360 <_fflush_r+0x18>
80007358:	78 68       	ld.w	r8,r12[0x18]
8000735a:	58 08       	cp.w	r8,0
8000735c:	c0 21       	brne	80007360 <_fflush_r+0x18>
8000735e:	cc dc       	rcall	800074f8 <__sinit>
80007360:	fe c8 d1 a4 	sub	r8,pc,-11868
80007364:	10 37       	cp.w	r7,r8
80007366:	c0 31       	brne	8000736c <_fflush_r+0x24>
80007368:	6c 07       	ld.w	r7,r6[0x0]
8000736a:	c0 c8       	rjmp	80007382 <_fflush_r+0x3a>
8000736c:	fe c8 d1 90 	sub	r8,pc,-11888
80007370:	10 37       	cp.w	r7,r8
80007372:	c0 31       	brne	80007378 <_fflush_r+0x30>
80007374:	6c 17       	ld.w	r7,r6[0x4]
80007376:	c0 68       	rjmp	80007382 <_fflush_r+0x3a>
80007378:	fe c8 d1 7c 	sub	r8,pc,-11908
8000737c:	10 37       	cp.w	r7,r8
8000737e:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80007382:	8e 6a       	ld.sh	r10,r7[0xc]
80007384:	14 98       	mov	r8,r10
80007386:	ed ba 00 03 	bld	r10,0x3
8000738a:	c4 20       	breq	8000740e <_fflush_r+0xc6>
8000738c:	ab ba       	sbr	r10,0xb
8000738e:	ae 6a       	st.h	r7[0xc],r10
80007390:	6e 18       	ld.w	r8,r7[0x4]
80007392:	58 08       	cp.w	r8,0
80007394:	e0 89 00 06 	brgt	800073a0 <_fflush_r+0x58>
80007398:	6f 08       	ld.w	r8,r7[0x40]
8000739a:	58 08       	cp.w	r8,0
8000739c:	e0 8a 00 5a 	brle	80007450 <_fflush_r+0x108>
800073a0:	6e b8       	ld.w	r8,r7[0x2c]
800073a2:	58 08       	cp.w	r8,0
800073a4:	c5 60       	breq	80007450 <_fflush_r+0x108>
800073a6:	e2 1a 10 00 	andl	r10,0x1000,COH
800073aa:	c0 30       	breq	800073b0 <_fflush_r+0x68>
800073ac:	6f 55       	ld.w	r5,r7[0x54]
800073ae:	c0 f8       	rjmp	800073cc <_fflush_r+0x84>
800073b0:	30 19       	mov	r9,1
800073b2:	6e 8b       	ld.w	r11,r7[0x20]
800073b4:	0c 9c       	mov	r12,r6
800073b6:	5d 18       	icall	r8
800073b8:	18 95       	mov	r5,r12
800073ba:	5b fc       	cp.w	r12,-1
800073bc:	c0 81       	brne	800073cc <_fflush_r+0x84>
800073be:	6c 38       	ld.w	r8,r6[0xc]
800073c0:	59 d8       	cp.w	r8,29
800073c2:	c4 70       	breq	80007450 <_fflush_r+0x108>
800073c4:	8e 68       	ld.sh	r8,r7[0xc]
800073c6:	a7 a8       	sbr	r8,0x6
800073c8:	ae 68       	st.h	r7[0xc],r8
800073ca:	d8 22       	popm	r4-r7,pc
800073cc:	8e 68       	ld.sh	r8,r7[0xc]
800073ce:	ed b8 00 02 	bld	r8,0x2
800073d2:	c0 91       	brne	800073e4 <_fflush_r+0x9c>
800073d4:	6e 18       	ld.w	r8,r7[0x4]
800073d6:	10 15       	sub	r5,r8
800073d8:	6e d8       	ld.w	r8,r7[0x34]
800073da:	58 08       	cp.w	r8,0
800073dc:	ef f8 10 10 	ld.wne	r8,r7[0x40]
800073e0:	eb d8 e1 15 	subne	r5,r5,r8
800073e4:	6e b8       	ld.w	r8,r7[0x2c]
800073e6:	0c 9c       	mov	r12,r6
800073e8:	30 09       	mov	r9,0
800073ea:	0a 9a       	mov	r10,r5
800073ec:	6e 8b       	ld.w	r11,r7[0x20]
800073ee:	5d 18       	icall	r8
800073f0:	8e 68       	ld.sh	r8,r7[0xc]
800073f2:	0a 3c       	cp.w	r12,r5
800073f4:	c2 61       	brne	80007440 <_fflush_r+0xf8>
800073f6:	ab d8       	cbr	r8,0xb
800073f8:	30 0c       	mov	r12,0
800073fa:	6e 49       	ld.w	r9,r7[0x10]
800073fc:	ae 68       	st.h	r7[0xc],r8
800073fe:	8f 1c       	st.w	r7[0x4],r12
80007400:	8f 09       	st.w	r7[0x0],r9
80007402:	ed b8 00 0c 	bld	r8,0xc
80007406:	c2 51       	brne	80007450 <_fflush_r+0x108>
80007408:	ef 45 00 54 	st.w	r7[84],r5
8000740c:	d8 22       	popm	r4-r7,pc
8000740e:	6e 45       	ld.w	r5,r7[0x10]
80007410:	58 05       	cp.w	r5,0
80007412:	c1 f0       	breq	80007450 <_fflush_r+0x108>
80007414:	6e 04       	ld.w	r4,r7[0x0]
80007416:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000741a:	8f 05       	st.w	r7[0x0],r5
8000741c:	f9 b8 01 00 	movne	r8,0
80007420:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80007424:	0a 14       	sub	r4,r5
80007426:	8f 28       	st.w	r7[0x8],r8
80007428:	c1 18       	rjmp	8000744a <_fflush_r+0x102>
8000742a:	08 99       	mov	r9,r4
8000742c:	0a 9a       	mov	r10,r5
8000742e:	6e a8       	ld.w	r8,r7[0x28]
80007430:	6e 8b       	ld.w	r11,r7[0x20]
80007432:	0c 9c       	mov	r12,r6
80007434:	5d 18       	icall	r8
80007436:	18 14       	sub	r4,r12
80007438:	58 0c       	cp.w	r12,0
8000743a:	e0 89 00 07 	brgt	80007448 <_fflush_r+0x100>
8000743e:	8e 68       	ld.sh	r8,r7[0xc]
80007440:	a7 a8       	sbr	r8,0x6
80007442:	3f fc       	mov	r12,-1
80007444:	ae 68       	st.h	r7[0xc],r8
80007446:	d8 22       	popm	r4-r7,pc
80007448:	18 05       	add	r5,r12
8000744a:	58 04       	cp.w	r4,0
8000744c:	fe 99 ff ef 	brgt	8000742a <_fflush_r+0xe2>
80007450:	d8 2a       	popm	r4-r7,pc,r12=0
80007452:	d7 03       	nop

80007454 <__sfp_lock_acquire>:
80007454:	5e fc       	retal	r12

80007456 <__sfp_lock_release>:
80007456:	5e fc       	retal	r12

80007458 <_cleanup_r>:
80007458:	d4 01       	pushm	lr
8000745a:	fe cb e8 7a 	sub	r11,pc,-6022
8000745e:	e0 a0 02 fd 	rcall	80007a58 <_fwalk>
80007462:	d8 02       	popm	pc

80007464 <__sfmoreglue>:
80007464:	d4 21       	pushm	r4-r7,lr
80007466:	16 95       	mov	r5,r11
80007468:	f6 06 10 5c 	mul	r6,r11,92
8000746c:	ec cb ff f4 	sub	r11,r6,-12
80007470:	e0 a0 03 84 	rcall	80007b78 <_malloc_r>
80007474:	18 97       	mov	r7,r12
80007476:	c0 90       	breq	80007488 <__sfmoreglue+0x24>
80007478:	99 15       	st.w	r12[0x4],r5
8000747a:	30 0b       	mov	r11,0
8000747c:	2f 4c       	sub	r12,-12
8000747e:	0c 9a       	mov	r10,r6
80007480:	8f 2c       	st.w	r7[0x8],r12
80007482:	8f 0b       	st.w	r7[0x0],r11
80007484:	fe b0 e7 33 	rcall	800042ea <memset>
80007488:	0e 9c       	mov	r12,r7
8000748a:	d8 22       	popm	r4-r7,pc

8000748c <__sfp>:
8000748c:	d4 21       	pushm	r4-r7,lr
8000748e:	fe c8 d2 6e 	sub	r8,pc,-11666
80007492:	18 96       	mov	r6,r12
80007494:	70 07       	ld.w	r7,r8[0x0]
80007496:	6e 68       	ld.w	r8,r7[0x18]
80007498:	58 08       	cp.w	r8,0
8000749a:	c0 31       	brne	800074a0 <__sfp+0x14>
8000749c:	0e 9c       	mov	r12,r7
8000749e:	c2 dc       	rcall	800074f8 <__sinit>
800074a0:	ee c7 ff 28 	sub	r7,r7,-216
800074a4:	30 05       	mov	r5,0
800074a6:	6e 2c       	ld.w	r12,r7[0x8]
800074a8:	6e 18       	ld.w	r8,r7[0x4]
800074aa:	c0 68       	rjmp	800074b6 <__sfp+0x2a>
800074ac:	98 69       	ld.sh	r9,r12[0xc]
800074ae:	ea 09 19 00 	cp.h	r9,r5
800074b2:	c1 10       	breq	800074d4 <__sfp+0x48>
800074b4:	2a 4c       	sub	r12,-92
800074b6:	20 18       	sub	r8,1
800074b8:	cf a7       	brpl	800074ac <__sfp+0x20>
800074ba:	6e 08       	ld.w	r8,r7[0x0]
800074bc:	58 08       	cp.w	r8,0
800074be:	c0 61       	brne	800074ca <__sfp+0x3e>
800074c0:	30 4b       	mov	r11,4
800074c2:	0c 9c       	mov	r12,r6
800074c4:	cd 0f       	rcall	80007464 <__sfmoreglue>
800074c6:	8f 0c       	st.w	r7[0x0],r12
800074c8:	c0 30       	breq	800074ce <__sfp+0x42>
800074ca:	6e 07       	ld.w	r7,r7[0x0]
800074cc:	ce db       	rjmp	800074a6 <__sfp+0x1a>
800074ce:	30 c8       	mov	r8,12
800074d0:	8d 38       	st.w	r6[0xc],r8
800074d2:	d8 22       	popm	r4-r7,pc
800074d4:	30 08       	mov	r8,0
800074d6:	f9 48 00 4c 	st.w	r12[76],r8
800074da:	99 08       	st.w	r12[0x0],r8
800074dc:	99 28       	st.w	r12[0x8],r8
800074de:	99 18       	st.w	r12[0x4],r8
800074e0:	99 48       	st.w	r12[0x10],r8
800074e2:	99 58       	st.w	r12[0x14],r8
800074e4:	99 68       	st.w	r12[0x18],r8
800074e6:	99 d8       	st.w	r12[0x34],r8
800074e8:	99 e8       	st.w	r12[0x38],r8
800074ea:	f9 48 00 48 	st.w	r12[72],r8
800074ee:	3f f8       	mov	r8,-1
800074f0:	b8 78       	st.h	r12[0xe],r8
800074f2:	30 18       	mov	r8,1
800074f4:	b8 68       	st.h	r12[0xc],r8
800074f6:	d8 22       	popm	r4-r7,pc

800074f8 <__sinit>:
800074f8:	d4 21       	pushm	r4-r7,lr
800074fa:	18 96       	mov	r6,r12
800074fc:	78 67       	ld.w	r7,r12[0x18]
800074fe:	58 07       	cp.w	r7,0
80007500:	c4 91       	brne	80007592 <__sinit+0x9a>
80007502:	fe c8 00 aa 	sub	r8,pc,170
80007506:	30 15       	mov	r5,1
80007508:	99 a8       	st.w	r12[0x28],r8
8000750a:	f9 47 00 d8 	st.w	r12[216],r7
8000750e:	f9 47 00 dc 	st.w	r12[220],r7
80007512:	f9 47 00 e0 	st.w	r12[224],r7
80007516:	99 65       	st.w	r12[0x18],r5
80007518:	cb af       	rcall	8000748c <__sfp>
8000751a:	8d 0c       	st.w	r6[0x0],r12
8000751c:	0c 9c       	mov	r12,r6
8000751e:	cb 7f       	rcall	8000748c <__sfp>
80007520:	8d 1c       	st.w	r6[0x4],r12
80007522:	0c 9c       	mov	r12,r6
80007524:	cb 4f       	rcall	8000748c <__sfp>
80007526:	6c 09       	ld.w	r9,r6[0x0]
80007528:	30 48       	mov	r8,4
8000752a:	93 07       	st.w	r9[0x0],r7
8000752c:	b2 68       	st.h	r9[0xc],r8
8000752e:	93 17       	st.w	r9[0x4],r7
80007530:	93 27       	st.w	r9[0x8],r7
80007532:	6c 18       	ld.w	r8,r6[0x4]
80007534:	b2 77       	st.h	r9[0xe],r7
80007536:	93 47       	st.w	r9[0x10],r7
80007538:	93 57       	st.w	r9[0x14],r7
8000753a:	93 67       	st.w	r9[0x18],r7
8000753c:	93 89       	st.w	r9[0x20],r9
8000753e:	91 07       	st.w	r8[0x0],r7
80007540:	91 17       	st.w	r8[0x4],r7
80007542:	91 27       	st.w	r8[0x8],r7
80007544:	fe ce eb f4 	sub	lr,pc,-5132
80007548:	fe cb ec 24 	sub	r11,pc,-5084
8000754c:	93 9e       	st.w	r9[0x24],lr
8000754e:	93 ab       	st.w	r9[0x28],r11
80007550:	fe ca ec 4c 	sub	r10,pc,-5044
80007554:	fe c4 ec 58 	sub	r4,pc,-5032
80007558:	93 ba       	st.w	r9[0x2c],r10
8000755a:	93 c4       	st.w	r9[0x30],r4
8000755c:	30 99       	mov	r9,9
8000755e:	b0 69       	st.h	r8[0xc],r9
80007560:	b0 75       	st.h	r8[0xe],r5
80007562:	91 c4       	st.w	r8[0x30],r4
80007564:	91 47       	st.w	r8[0x10],r7
80007566:	91 57       	st.w	r8[0x14],r7
80007568:	91 67       	st.w	r8[0x18],r7
8000756a:	91 88       	st.w	r8[0x20],r8
8000756c:	91 9e       	st.w	r8[0x24],lr
8000756e:	91 ab       	st.w	r8[0x28],r11
80007570:	91 ba       	st.w	r8[0x2c],r10
80007572:	8d 2c       	st.w	r6[0x8],r12
80007574:	31 28       	mov	r8,18
80007576:	99 07       	st.w	r12[0x0],r7
80007578:	b8 68       	st.h	r12[0xc],r8
8000757a:	99 17       	st.w	r12[0x4],r7
8000757c:	99 27       	st.w	r12[0x8],r7
8000757e:	30 28       	mov	r8,2
80007580:	b8 78       	st.h	r12[0xe],r8
80007582:	99 c4       	st.w	r12[0x30],r4
80007584:	99 67       	st.w	r12[0x18],r7
80007586:	99 9e       	st.w	r12[0x24],lr
80007588:	99 ab       	st.w	r12[0x28],r11
8000758a:	99 ba       	st.w	r12[0x2c],r10
8000758c:	99 47       	st.w	r12[0x10],r7
8000758e:	99 57       	st.w	r12[0x14],r7
80007590:	99 8c       	st.w	r12[0x20],r12
80007592:	d8 22       	popm	r4-r7,pc

80007594 <_malloc_trim_r>:
80007594:	d4 21       	pushm	r4-r7,lr
80007596:	16 95       	mov	r5,r11
80007598:	18 97       	mov	r7,r12
8000759a:	e0 a0 05 31 	rcall	80007ffc <__malloc_lock>
8000759e:	e0 64 01 1c 	mov	r4,284
800075a2:	68 28       	ld.w	r8,r4[0x8]
800075a4:	70 16       	ld.w	r6,r8[0x4]
800075a6:	e0 16 ff fc 	andl	r6,0xfffc
800075aa:	ec c8 ff 91 	sub	r8,r6,-111
800075ae:	f0 05 01 05 	sub	r5,r8,r5
800075b2:	e0 15 ff 80 	andl	r5,0xff80
800075b6:	ea c5 00 80 	sub	r5,r5,128
800075ba:	e0 45 00 7f 	cp.w	r5,127
800075be:	e0 8a 00 25 	brle	80007608 <_malloc_trim_r+0x74>
800075c2:	30 0b       	mov	r11,0
800075c4:	0e 9c       	mov	r12,r7
800075c6:	e0 a0 09 8b 	rcall	800088dc <_sbrk_r>
800075ca:	68 28       	ld.w	r8,r4[0x8]
800075cc:	0c 08       	add	r8,r6
800075ce:	10 3c       	cp.w	r12,r8
800075d0:	c1 c1       	brne	80007608 <_malloc_trim_r+0x74>
800075d2:	ea 0b 11 00 	rsub	r11,r5,0
800075d6:	0e 9c       	mov	r12,r7
800075d8:	e0 a0 09 82 	rcall	800088dc <_sbrk_r>
800075dc:	5b fc       	cp.w	r12,-1
800075de:	c1 91       	brne	80007610 <_malloc_trim_r+0x7c>
800075e0:	30 0b       	mov	r11,0
800075e2:	0e 9c       	mov	r12,r7
800075e4:	e0 a0 09 7c 	rcall	800088dc <_sbrk_r>
800075e8:	68 28       	ld.w	r8,r4[0x8]
800075ea:	f8 08 01 09 	sub	r9,r12,r8
800075ee:	58 f9       	cp.w	r9,15
800075f0:	e0 8a 00 0c 	brle	80007608 <_malloc_trim_r+0x74>
800075f4:	a1 a9       	sbr	r9,0x0
800075f6:	91 19       	st.w	r8[0x4],r9
800075f8:	e0 68 05 28 	mov	r8,1320
800075fc:	70 09       	ld.w	r9,r8[0x0]
800075fe:	e0 68 06 48 	mov	r8,1608
80007602:	f8 09 01 09 	sub	r9,r12,r9
80007606:	91 09       	st.w	r8[0x0],r9
80007608:	0e 9c       	mov	r12,r7
8000760a:	e0 a0 04 fa 	rcall	80007ffe <__malloc_unlock>
8000760e:	d8 2a       	popm	r4-r7,pc,r12=0
80007610:	68 28       	ld.w	r8,r4[0x8]
80007612:	0a 16       	sub	r6,r5
80007614:	a1 a6       	sbr	r6,0x0
80007616:	91 16       	st.w	r8[0x4],r6
80007618:	e0 68 06 48 	mov	r8,1608
8000761c:	70 09       	ld.w	r9,r8[0x0]
8000761e:	0a 19       	sub	r9,r5
80007620:	0e 9c       	mov	r12,r7
80007622:	91 09       	st.w	r8[0x0],r9
80007624:	e0 a0 04 ed 	rcall	80007ffe <__malloc_unlock>
80007628:	da 2a       	popm	r4-r7,pc,r12=1
8000762a:	d7 03       	nop

8000762c <_free_r>:
8000762c:	d4 21       	pushm	r4-r7,lr
8000762e:	16 96       	mov	r6,r11
80007630:	18 97       	mov	r7,r12
80007632:	58 0b       	cp.w	r11,0
80007634:	e0 80 00 c0 	breq	800077b4 <_free_r+0x188>
80007638:	e0 a0 04 e2 	rcall	80007ffc <__malloc_lock>
8000763c:	20 86       	sub	r6,8
8000763e:	e0 6a 01 1c 	mov	r10,284
80007642:	6c 18       	ld.w	r8,r6[0x4]
80007644:	74 2e       	ld.w	lr,r10[0x8]
80007646:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000764a:	a1 c8       	cbr	r8,0x0
8000764c:	ec 08 00 09 	add	r9,r6,r8
80007650:	72 1b       	ld.w	r11,r9[0x4]
80007652:	e0 1b ff fc 	andl	r11,0xfffc
80007656:	1c 39       	cp.w	r9,lr
80007658:	c1 e1       	brne	80007694 <_free_r+0x68>
8000765a:	f6 08 00 08 	add	r8,r11,r8
8000765e:	58 0c       	cp.w	r12,0
80007660:	c0 81       	brne	80007670 <_free_r+0x44>
80007662:	6c 09       	ld.w	r9,r6[0x0]
80007664:	12 16       	sub	r6,r9
80007666:	12 08       	add	r8,r9
80007668:	6c 3b       	ld.w	r11,r6[0xc]
8000766a:	6c 29       	ld.w	r9,r6[0x8]
8000766c:	97 29       	st.w	r11[0x8],r9
8000766e:	93 3b       	st.w	r9[0xc],r11
80007670:	10 99       	mov	r9,r8
80007672:	95 26       	st.w	r10[0x8],r6
80007674:	a1 a9       	sbr	r9,0x0
80007676:	8d 19       	st.w	r6[0x4],r9
80007678:	e0 69 05 24 	mov	r9,1316
8000767c:	72 09       	ld.w	r9,r9[0x0]
8000767e:	12 38       	cp.w	r8,r9
80007680:	c0 63       	brcs	8000768c <_free_r+0x60>
80007682:	e0 68 06 44 	mov	r8,1604
80007686:	0e 9c       	mov	r12,r7
80007688:	70 0b       	ld.w	r11,r8[0x0]
8000768a:	c8 5f       	rcall	80007594 <_malloc_trim_r>
8000768c:	0e 9c       	mov	r12,r7
8000768e:	e0 a0 04 b8 	rcall	80007ffe <__malloc_unlock>
80007692:	d8 22       	popm	r4-r7,pc
80007694:	93 1b       	st.w	r9[0x4],r11
80007696:	58 0c       	cp.w	r12,0
80007698:	c0 30       	breq	8000769e <_free_r+0x72>
8000769a:	30 0c       	mov	r12,0
8000769c:	c1 08       	rjmp	800076bc <_free_r+0x90>
8000769e:	6c 0e       	ld.w	lr,r6[0x0]
800076a0:	f4 c5 ff f8 	sub	r5,r10,-8
800076a4:	1c 16       	sub	r6,lr
800076a6:	1c 08       	add	r8,lr
800076a8:	6c 2e       	ld.w	lr,r6[0x8]
800076aa:	0a 3e       	cp.w	lr,r5
800076ac:	f9 bc 00 01 	moveq	r12,1
800076b0:	ed f5 10 03 	ld.wne	r5,r6[0xc]
800076b4:	eb fe 1a 02 	st.wne	r5[0x8],lr
800076b8:	fd f5 1a 03 	st.wne	lr[0xc],r5
800076bc:	f2 0b 00 0e 	add	lr,r9,r11
800076c0:	7c 1e       	ld.w	lr,lr[0x4]
800076c2:	ed be 00 00 	bld	lr,0x0
800076c6:	c1 40       	breq	800076ee <_free_r+0xc2>
800076c8:	16 08       	add	r8,r11
800076ca:	58 0c       	cp.w	r12,0
800076cc:	c0 d1       	brne	800076e6 <_free_r+0xba>
800076ce:	e0 6e 01 1c 	mov	lr,284
800076d2:	72 2b       	ld.w	r11,r9[0x8]
800076d4:	2f 8e       	sub	lr,-8
800076d6:	1c 3b       	cp.w	r11,lr
800076d8:	c0 71       	brne	800076e6 <_free_r+0xba>
800076da:	97 36       	st.w	r11[0xc],r6
800076dc:	97 26       	st.w	r11[0x8],r6
800076de:	8d 2b       	st.w	r6[0x8],r11
800076e0:	8d 3b       	st.w	r6[0xc],r11
800076e2:	30 1c       	mov	r12,1
800076e4:	c0 58       	rjmp	800076ee <_free_r+0xc2>
800076e6:	72 2b       	ld.w	r11,r9[0x8]
800076e8:	72 39       	ld.w	r9,r9[0xc]
800076ea:	93 2b       	st.w	r9[0x8],r11
800076ec:	97 39       	st.w	r11[0xc],r9
800076ee:	10 99       	mov	r9,r8
800076f0:	ec 08 09 08 	st.w	r6[r8],r8
800076f4:	a1 a9       	sbr	r9,0x0
800076f6:	8d 19       	st.w	r6[0x4],r9
800076f8:	58 0c       	cp.w	r12,0
800076fa:	c5 a1       	brne	800077ae <_free_r+0x182>
800076fc:	e0 48 01 ff 	cp.w	r8,511
80007700:	e0 8b 00 13 	brhi	80007726 <_free_r+0xfa>
80007704:	a3 98       	lsr	r8,0x3
80007706:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000770a:	72 2b       	ld.w	r11,r9[0x8]
8000770c:	8d 39       	st.w	r6[0xc],r9
8000770e:	8d 2b       	st.w	r6[0x8],r11
80007710:	97 36       	st.w	r11[0xc],r6
80007712:	93 26       	st.w	r9[0x8],r6
80007714:	a3 48       	asr	r8,0x2
80007716:	74 19       	ld.w	r9,r10[0x4]
80007718:	30 1b       	mov	r11,1
8000771a:	f6 08 09 48 	lsl	r8,r11,r8
8000771e:	f3 e8 10 08 	or	r8,r9,r8
80007722:	95 18       	st.w	r10[0x4],r8
80007724:	c4 58       	rjmp	800077ae <_free_r+0x182>
80007726:	f0 0b 16 09 	lsr	r11,r8,0x9
8000772a:	58 4b       	cp.w	r11,4
8000772c:	e0 8b 00 06 	brhi	80007738 <_free_r+0x10c>
80007730:	f0 0b 16 06 	lsr	r11,r8,0x6
80007734:	2c 8b       	sub	r11,-56
80007736:	c2 08       	rjmp	80007776 <_free_r+0x14a>
80007738:	59 4b       	cp.w	r11,20
8000773a:	e0 8b 00 04 	brhi	80007742 <_free_r+0x116>
8000773e:	2a 5b       	sub	r11,-91
80007740:	c1 b8       	rjmp	80007776 <_free_r+0x14a>
80007742:	e0 4b 00 54 	cp.w	r11,84
80007746:	e0 8b 00 06 	brhi	80007752 <_free_r+0x126>
8000774a:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000774e:	29 2b       	sub	r11,-110
80007750:	c1 38       	rjmp	80007776 <_free_r+0x14a>
80007752:	e0 4b 01 54 	cp.w	r11,340
80007756:	e0 8b 00 06 	brhi	80007762 <_free_r+0x136>
8000775a:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000775e:	28 9b       	sub	r11,-119
80007760:	c0 b8       	rjmp	80007776 <_free_r+0x14a>
80007762:	e0 4b 05 54 	cp.w	r11,1364
80007766:	e0 88 00 05 	brls	80007770 <_free_r+0x144>
8000776a:	37 eb       	mov	r11,126
8000776c:	c0 58       	rjmp	80007776 <_free_r+0x14a>
8000776e:	d7 03       	nop
80007770:	f0 0b 16 12 	lsr	r11,r8,0x12
80007774:	28 4b       	sub	r11,-124
80007776:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000777a:	78 29       	ld.w	r9,r12[0x8]
8000777c:	18 39       	cp.w	r9,r12
8000777e:	c0 e1       	brne	8000779a <_free_r+0x16e>
80007780:	74 18       	ld.w	r8,r10[0x4]
80007782:	a3 4b       	asr	r11,0x2
80007784:	30 1c       	mov	r12,1
80007786:	f8 0b 09 4b 	lsl	r11,r12,r11
8000778a:	f1 eb 10 0b 	or	r11,r8,r11
8000778e:	12 98       	mov	r8,r9
80007790:	95 1b       	st.w	r10[0x4],r11
80007792:	c0 a8       	rjmp	800077a6 <_free_r+0x17a>
80007794:	72 29       	ld.w	r9,r9[0x8]
80007796:	18 39       	cp.w	r9,r12
80007798:	c0 60       	breq	800077a4 <_free_r+0x178>
8000779a:	72 1a       	ld.w	r10,r9[0x4]
8000779c:	e0 1a ff fc 	andl	r10,0xfffc
800077a0:	14 38       	cp.w	r8,r10
800077a2:	cf 93       	brcs	80007794 <_free_r+0x168>
800077a4:	72 38       	ld.w	r8,r9[0xc]
800077a6:	8d 38       	st.w	r6[0xc],r8
800077a8:	8d 29       	st.w	r6[0x8],r9
800077aa:	93 36       	st.w	r9[0xc],r6
800077ac:	91 26       	st.w	r8[0x8],r6
800077ae:	0e 9c       	mov	r12,r7
800077b0:	e0 a0 04 27 	rcall	80007ffe <__malloc_unlock>
800077b4:	d8 22       	popm	r4-r7,pc
800077b6:	d7 03       	nop

800077b8 <__sfvwrite_r>:
800077b8:	d4 31       	pushm	r0-r7,lr
800077ba:	20 3d       	sub	sp,12
800077bc:	14 94       	mov	r4,r10
800077be:	18 95       	mov	r5,r12
800077c0:	16 97       	mov	r7,r11
800077c2:	74 28       	ld.w	r8,r10[0x8]
800077c4:	58 08       	cp.w	r8,0
800077c6:	e0 80 01 45 	breq	80007a50 <__sfvwrite_r+0x298>
800077ca:	96 68       	ld.sh	r8,r11[0xc]
800077cc:	ed b8 00 03 	bld	r8,0x3
800077d0:	c0 41       	brne	800077d8 <__sfvwrite_r+0x20>
800077d2:	76 48       	ld.w	r8,r11[0x10]
800077d4:	58 08       	cp.w	r8,0
800077d6:	c0 c1       	brne	800077ee <__sfvwrite_r+0x36>
800077d8:	0e 9b       	mov	r11,r7
800077da:	0a 9c       	mov	r12,r5
800077dc:	fe b0 f6 ca 	rcall	80006570 <__swsetup_r>
800077e0:	c0 70       	breq	800077ee <__sfvwrite_r+0x36>
800077e2:	8e 68       	ld.sh	r8,r7[0xc]
800077e4:	a7 a8       	sbr	r8,0x6
800077e6:	ae 68       	st.h	r7[0xc],r8
800077e8:	30 98       	mov	r8,9
800077ea:	8b 38       	st.w	r5[0xc],r8
800077ec:	c3 09       	rjmp	80007a4c <__sfvwrite_r+0x294>
800077ee:	8e 63       	ld.sh	r3,r7[0xc]
800077f0:	68 00       	ld.w	r0,r4[0x0]
800077f2:	06 96       	mov	r6,r3
800077f4:	e2 16 00 02 	andl	r6,0x2,COH
800077f8:	c2 10       	breq	8000783a <__sfvwrite_r+0x82>
800077fa:	30 03       	mov	r3,0
800077fc:	e0 62 04 00 	mov	r2,1024
80007800:	06 96       	mov	r6,r3
80007802:	c0 48       	rjmp	8000780a <__sfvwrite_r+0x52>
80007804:	60 03       	ld.w	r3,r0[0x0]
80007806:	60 16       	ld.w	r6,r0[0x4]
80007808:	2f 80       	sub	r0,-8
8000780a:	58 06       	cp.w	r6,0
8000780c:	cf c0       	breq	80007804 <__sfvwrite_r+0x4c>
8000780e:	e0 46 04 00 	cp.w	r6,1024
80007812:	ec 09 17 80 	movls	r9,r6
80007816:	e4 09 17 b0 	movhi	r9,r2
8000781a:	06 9a       	mov	r10,r3
8000781c:	6e a8       	ld.w	r8,r7[0x28]
8000781e:	6e 8b       	ld.w	r11,r7[0x20]
80007820:	0a 9c       	mov	r12,r5
80007822:	5d 18       	icall	r8
80007824:	18 16       	sub	r6,r12
80007826:	58 0c       	cp.w	r12,0
80007828:	e0 8a 01 0f 	brle	80007a46 <__sfvwrite_r+0x28e>
8000782c:	68 28       	ld.w	r8,r4[0x8]
8000782e:	18 18       	sub	r8,r12
80007830:	89 28       	st.w	r4[0x8],r8
80007832:	e0 80 01 0f 	breq	80007a50 <__sfvwrite_r+0x298>
80007836:	18 03       	add	r3,r12
80007838:	ce 9b       	rjmp	8000780a <__sfvwrite_r+0x52>
8000783a:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000783e:	c0 70       	breq	8000784c <__sfvwrite_r+0x94>
80007840:	50 06       	stdsp	sp[0x0],r6
80007842:	0c 93       	mov	r3,r6
80007844:	0c 91       	mov	r1,r6
80007846:	50 15       	stdsp	sp[0x4],r5
80007848:	08 92       	mov	r2,r4
8000784a:	c9 e8       	rjmp	80007986 <__sfvwrite_r+0x1ce>
8000784c:	06 96       	mov	r6,r3
8000784e:	08 91       	mov	r1,r4
80007850:	c0 48       	rjmp	80007858 <__sfvwrite_r+0xa0>
80007852:	60 03       	ld.w	r3,r0[0x0]
80007854:	60 16       	ld.w	r6,r0[0x4]
80007856:	2f 80       	sub	r0,-8
80007858:	58 06       	cp.w	r6,0
8000785a:	cf c0       	breq	80007852 <__sfvwrite_r+0x9a>
8000785c:	8e 68       	ld.sh	r8,r7[0xc]
8000785e:	6e 24       	ld.w	r4,r7[0x8]
80007860:	10 99       	mov	r9,r8
80007862:	e2 19 02 00 	andl	r9,0x200,COH
80007866:	c5 50       	breq	80007910 <__sfvwrite_r+0x158>
80007868:	08 36       	cp.w	r6,r4
8000786a:	c4 33       	brcs	800078f0 <__sfvwrite_r+0x138>
8000786c:	10 99       	mov	r9,r8
8000786e:	e2 19 04 80 	andl	r9,0x480,COH
80007872:	c3 f0       	breq	800078f0 <__sfvwrite_r+0x138>
80007874:	6e 4b       	ld.w	r11,r7[0x10]
80007876:	6e 09       	ld.w	r9,r7[0x0]
80007878:	16 19       	sub	r9,r11
8000787a:	50 09       	stdsp	sp[0x0],r9
8000787c:	6e 59       	ld.w	r9,r7[0x14]
8000787e:	10 9c       	mov	r12,r8
80007880:	f2 09 00 1a 	add	r10,r9,r9<<0x1
80007884:	30 28       	mov	r8,2
80007886:	f4 08 0c 08 	divs	r8,r10,r8
8000788a:	fa e9 00 04 	st.d	sp[4],r8
8000788e:	10 94       	mov	r4,r8
80007890:	40 09       	lddsp	r9,sp[0x0]
80007892:	e2 1c 04 00 	andl	r12,0x400,COH
80007896:	2f f9       	sub	r9,-1
80007898:	0c 09       	add	r9,r6
8000789a:	12 38       	cp.w	r8,r9
8000789c:	f2 04 17 30 	movlo	r4,r9
800078a0:	58 0c       	cp.w	r12,0
800078a2:	c1 00       	breq	800078c2 <__sfvwrite_r+0x10a>
800078a4:	08 9b       	mov	r11,r4
800078a6:	0a 9c       	mov	r12,r5
800078a8:	c6 8d       	rcall	80007b78 <_malloc_r>
800078aa:	18 92       	mov	r2,r12
800078ac:	c1 40       	breq	800078d4 <__sfvwrite_r+0x11c>
800078ae:	40 0a       	lddsp	r10,sp[0x0]
800078b0:	6e 4b       	ld.w	r11,r7[0x10]
800078b2:	fe b0 e4 78 	rcall	800041a2 <memcpy>
800078b6:	8e 68       	ld.sh	r8,r7[0xc]
800078b8:	e0 18 fb 7f 	andl	r8,0xfb7f
800078bc:	a7 b8       	sbr	r8,0x7
800078be:	ae 68       	st.h	r7[0xc],r8
800078c0:	c0 d8       	rjmp	800078da <__sfvwrite_r+0x122>
800078c2:	08 9a       	mov	r10,r4
800078c4:	0a 9c       	mov	r12,r5
800078c6:	e0 a0 06 87 	rcall	800085d4 <_realloc_r>
800078ca:	18 92       	mov	r2,r12
800078cc:	c0 71       	brne	800078da <__sfvwrite_r+0x122>
800078ce:	6e 4b       	ld.w	r11,r7[0x10]
800078d0:	0a 9c       	mov	r12,r5
800078d2:	ca de       	rcall	8000762c <_free_r>
800078d4:	30 c8       	mov	r8,12
800078d6:	8b 38       	st.w	r5[0xc],r8
800078d8:	cb 78       	rjmp	80007a46 <__sfvwrite_r+0x28e>
800078da:	40 0a       	lddsp	r10,sp[0x0]
800078dc:	40 09       	lddsp	r9,sp[0x0]
800078de:	e8 0a 01 0a 	sub	r10,r4,r10
800078e2:	e4 09 00 08 	add	r8,r2,r9
800078e6:	8f 54       	st.w	r7[0x14],r4
800078e8:	8f 2a       	st.w	r7[0x8],r10
800078ea:	8f 08       	st.w	r7[0x0],r8
800078ec:	8f 42       	st.w	r7[0x10],r2
800078ee:	0c 94       	mov	r4,r6
800078f0:	08 36       	cp.w	r6,r4
800078f2:	ec 04 17 30 	movlo	r4,r6
800078f6:	06 9b       	mov	r11,r3
800078f8:	08 9a       	mov	r10,r4
800078fa:	6e 0c       	ld.w	r12,r7[0x0]
800078fc:	e0 a0 03 61 	rcall	80007fbe <memmove>
80007900:	6e 08       	ld.w	r8,r7[0x0]
80007902:	08 08       	add	r8,r4
80007904:	8f 08       	st.w	r7[0x0],r8
80007906:	6e 28       	ld.w	r8,r7[0x8]
80007908:	08 18       	sub	r8,r4
8000790a:	0c 94       	mov	r4,r6
8000790c:	8f 28       	st.w	r7[0x8],r8
8000790e:	c3 08       	rjmp	8000796e <__sfvwrite_r+0x1b6>
80007910:	08 36       	cp.w	r6,r4
80007912:	5f ba       	srhi	r10
80007914:	6e 0c       	ld.w	r12,r7[0x0]
80007916:	6e 48       	ld.w	r8,r7[0x10]
80007918:	10 3c       	cp.w	r12,r8
8000791a:	5f b8       	srhi	r8
8000791c:	f5 e8 00 08 	and	r8,r10,r8
80007920:	f2 08 18 00 	cp.b	r8,r9
80007924:	c0 e0       	breq	80007940 <__sfvwrite_r+0x188>
80007926:	06 9b       	mov	r11,r3
80007928:	08 9a       	mov	r10,r4
8000792a:	e0 a0 03 4a 	rcall	80007fbe <memmove>
8000792e:	6e 08       	ld.w	r8,r7[0x0]
80007930:	08 08       	add	r8,r4
80007932:	0e 9b       	mov	r11,r7
80007934:	8f 08       	st.w	r7[0x0],r8
80007936:	0a 9c       	mov	r12,r5
80007938:	fe b0 fd 08 	rcall	80007348 <_fflush_r>
8000793c:	c1 90       	breq	8000796e <__sfvwrite_r+0x1b6>
8000793e:	c8 48       	rjmp	80007a46 <__sfvwrite_r+0x28e>
80007940:	6e 59       	ld.w	r9,r7[0x14]
80007942:	12 36       	cp.w	r6,r9
80007944:	c0 a3       	brcs	80007958 <__sfvwrite_r+0x1a0>
80007946:	6e a8       	ld.w	r8,r7[0x28]
80007948:	06 9a       	mov	r10,r3
8000794a:	6e 8b       	ld.w	r11,r7[0x20]
8000794c:	0a 9c       	mov	r12,r5
8000794e:	5d 18       	icall	r8
80007950:	18 94       	mov	r4,r12
80007952:	e0 89 00 0e 	brgt	8000796e <__sfvwrite_r+0x1b6>
80007956:	c7 88       	rjmp	80007a46 <__sfvwrite_r+0x28e>
80007958:	0c 9a       	mov	r10,r6
8000795a:	06 9b       	mov	r11,r3
8000795c:	e0 a0 03 31 	rcall	80007fbe <memmove>
80007960:	6e 08       	ld.w	r8,r7[0x0]
80007962:	0c 08       	add	r8,r6
80007964:	0c 94       	mov	r4,r6
80007966:	8f 08       	st.w	r7[0x0],r8
80007968:	6e 28       	ld.w	r8,r7[0x8]
8000796a:	0c 18       	sub	r8,r6
8000796c:	8f 28       	st.w	r7[0x8],r8
8000796e:	62 28       	ld.w	r8,r1[0x8]
80007970:	08 18       	sub	r8,r4
80007972:	83 28       	st.w	r1[0x8],r8
80007974:	c6 e0       	breq	80007a50 <__sfvwrite_r+0x298>
80007976:	08 16       	sub	r6,r4
80007978:	08 03       	add	r3,r4
8000797a:	c6 fb       	rjmp	80007858 <__sfvwrite_r+0xa0>
8000797c:	60 03       	ld.w	r3,r0[0x0]
8000797e:	60 11       	ld.w	r1,r0[0x4]
80007980:	30 08       	mov	r8,0
80007982:	2f 80       	sub	r0,-8
80007984:	50 08       	stdsp	sp[0x0],r8
80007986:	58 01       	cp.w	r1,0
80007988:	cf a0       	breq	8000797c <__sfvwrite_r+0x1c4>
8000798a:	40 0a       	lddsp	r10,sp[0x0]
8000798c:	58 0a       	cp.w	r10,0
8000798e:	c1 51       	brne	800079b8 <__sfvwrite_r+0x200>
80007990:	e2 c6 ff ff 	sub	r6,r1,-1
80007994:	02 9a       	mov	r10,r1
80007996:	30 ab       	mov	r11,10
80007998:	06 9c       	mov	r12,r3
8000799a:	e0 a0 03 07 	rcall	80007fa8 <memchr>
8000799e:	f8 c8 ff ff 	sub	r8,r12,-1
800079a2:	58 0c       	cp.w	r12,0
800079a4:	f1 d3 e1 16 	subne	r6,r8,r3
800079a8:	f9 b9 01 01 	movne	r9,1
800079ac:	fb f9 1a 00 	st.wne	sp[0x0],r9
800079b0:	f9 b8 00 01 	moveq	r8,1
800079b4:	fb f8 0a 00 	st.weq	sp[0x0],r8
800079b8:	02 36       	cp.w	r6,r1
800079ba:	ec 04 17 80 	movls	r4,r6
800079be:	e2 04 17 b0 	movhi	r4,r1
800079c2:	6e 59       	ld.w	r9,r7[0x14]
800079c4:	6e 25       	ld.w	r5,r7[0x8]
800079c6:	f2 05 00 05 	add	r5,r9,r5
800079ca:	0a 34       	cp.w	r4,r5
800079cc:	5f 9a       	srgt	r10
800079ce:	6e 0c       	ld.w	r12,r7[0x0]
800079d0:	6e 48       	ld.w	r8,r7[0x10]
800079d2:	10 3c       	cp.w	r12,r8
800079d4:	5f b8       	srhi	r8
800079d6:	f5 e8 00 08 	and	r8,r10,r8
800079da:	30 0a       	mov	r10,0
800079dc:	f4 08 18 00 	cp.b	r8,r10
800079e0:	c0 e0       	breq	800079fc <__sfvwrite_r+0x244>
800079e2:	06 9b       	mov	r11,r3
800079e4:	0a 9a       	mov	r10,r5
800079e6:	e0 a0 02 ec 	rcall	80007fbe <memmove>
800079ea:	6e 08       	ld.w	r8,r7[0x0]
800079ec:	0a 08       	add	r8,r5
800079ee:	0e 9b       	mov	r11,r7
800079f0:	8f 08       	st.w	r7[0x0],r8
800079f2:	40 1c       	lddsp	r12,sp[0x4]
800079f4:	fe b0 fc aa 	rcall	80007348 <_fflush_r>
800079f8:	c1 80       	breq	80007a28 <__sfvwrite_r+0x270>
800079fa:	c2 68       	rjmp	80007a46 <__sfvwrite_r+0x28e>
800079fc:	12 34       	cp.w	r4,r9
800079fe:	c0 a5       	brlt	80007a12 <__sfvwrite_r+0x25a>
80007a00:	6e a8       	ld.w	r8,r7[0x28]
80007a02:	06 9a       	mov	r10,r3
80007a04:	6e 8b       	ld.w	r11,r7[0x20]
80007a06:	40 1c       	lddsp	r12,sp[0x4]
80007a08:	5d 18       	icall	r8
80007a0a:	18 95       	mov	r5,r12
80007a0c:	e0 89 00 0e 	brgt	80007a28 <__sfvwrite_r+0x270>
80007a10:	c1 b8       	rjmp	80007a46 <__sfvwrite_r+0x28e>
80007a12:	08 9a       	mov	r10,r4
80007a14:	06 9b       	mov	r11,r3
80007a16:	e0 a0 02 d4 	rcall	80007fbe <memmove>
80007a1a:	6e 08       	ld.w	r8,r7[0x0]
80007a1c:	08 08       	add	r8,r4
80007a1e:	08 95       	mov	r5,r4
80007a20:	8f 08       	st.w	r7[0x0],r8
80007a22:	6e 28       	ld.w	r8,r7[0x8]
80007a24:	08 18       	sub	r8,r4
80007a26:	8f 28       	st.w	r7[0x8],r8
80007a28:	0a 16       	sub	r6,r5
80007a2a:	c0 71       	brne	80007a38 <__sfvwrite_r+0x280>
80007a2c:	0e 9b       	mov	r11,r7
80007a2e:	40 1c       	lddsp	r12,sp[0x4]
80007a30:	fe b0 fc 8c 	rcall	80007348 <_fflush_r>
80007a34:	c0 91       	brne	80007a46 <__sfvwrite_r+0x28e>
80007a36:	50 06       	stdsp	sp[0x0],r6
80007a38:	64 28       	ld.w	r8,r2[0x8]
80007a3a:	0a 18       	sub	r8,r5
80007a3c:	85 28       	st.w	r2[0x8],r8
80007a3e:	c0 90       	breq	80007a50 <__sfvwrite_r+0x298>
80007a40:	0a 11       	sub	r1,r5
80007a42:	0a 03       	add	r3,r5
80007a44:	ca 1b       	rjmp	80007986 <__sfvwrite_r+0x1ce>
80007a46:	8e 68       	ld.sh	r8,r7[0xc]
80007a48:	a7 a8       	sbr	r8,0x6
80007a4a:	ae 68       	st.h	r7[0xc],r8
80007a4c:	3f fc       	mov	r12,-1
80007a4e:	c0 28       	rjmp	80007a52 <__sfvwrite_r+0x29a>
80007a50:	30 0c       	mov	r12,0
80007a52:	2f dd       	sub	sp,-12
80007a54:	d8 32       	popm	r0-r7,pc
80007a56:	d7 03       	nop

80007a58 <_fwalk>:
80007a58:	d4 31       	pushm	r0-r7,lr
80007a5a:	30 05       	mov	r5,0
80007a5c:	16 91       	mov	r1,r11
80007a5e:	f8 c7 ff 28 	sub	r7,r12,-216
80007a62:	0a 92       	mov	r2,r5
80007a64:	fe b0 fc f8 	rcall	80007454 <__sfp_lock_acquire>
80007a68:	3f f3       	mov	r3,-1
80007a6a:	c1 68       	rjmp	80007a96 <_fwalk+0x3e>
80007a6c:	6e 26       	ld.w	r6,r7[0x8]
80007a6e:	6e 14       	ld.w	r4,r7[0x4]
80007a70:	2f 46       	sub	r6,-12
80007a72:	c0 c8       	rjmp	80007a8a <_fwalk+0x32>
80007a74:	8c 08       	ld.sh	r8,r6[0x0]
80007a76:	e4 08 19 00 	cp.h	r8,r2
80007a7a:	c0 70       	breq	80007a88 <_fwalk+0x30>
80007a7c:	8c 18       	ld.sh	r8,r6[0x2]
80007a7e:	e6 08 19 00 	cp.h	r8,r3
80007a82:	c0 30       	breq	80007a88 <_fwalk+0x30>
80007a84:	5d 11       	icall	r1
80007a86:	18 45       	or	r5,r12
80007a88:	2a 46       	sub	r6,-92
80007a8a:	20 14       	sub	r4,1
80007a8c:	ec cc 00 0c 	sub	r12,r6,12
80007a90:	58 04       	cp.w	r4,0
80007a92:	cf 14       	brge	80007a74 <_fwalk+0x1c>
80007a94:	6e 07       	ld.w	r7,r7[0x0]
80007a96:	58 07       	cp.w	r7,0
80007a98:	ce a1       	brne	80007a6c <_fwalk+0x14>
80007a9a:	fe b0 fc de 	rcall	80007456 <__sfp_lock_release>
80007a9e:	0a 9c       	mov	r12,r5
80007aa0:	d8 32       	popm	r0-r7,pc
80007aa2:	d7 03       	nop

80007aa4 <_localeconv_r>:
80007aa4:	fe cc d8 80 	sub	r12,pc,-10112
80007aa8:	5e fc       	retal	r12
80007aaa:	d7 03       	nop

80007aac <__smakebuf_r>:
80007aac:	d4 21       	pushm	r4-r7,lr
80007aae:	20 fd       	sub	sp,60
80007ab0:	96 68       	ld.sh	r8,r11[0xc]
80007ab2:	16 97       	mov	r7,r11
80007ab4:	18 96       	mov	r6,r12
80007ab6:	e2 18 00 02 	andl	r8,0x2,COH
80007aba:	c3 c1       	brne	80007b32 <__smakebuf_r+0x86>
80007abc:	96 7b       	ld.sh	r11,r11[0xe]
80007abe:	f0 0b 19 00 	cp.h	r11,r8
80007ac2:	c0 55       	brlt	80007acc <__smakebuf_r+0x20>
80007ac4:	1a 9a       	mov	r10,sp
80007ac6:	e0 a0 08 95 	rcall	80008bf0 <_fstat_r>
80007aca:	c0 f4       	brge	80007ae8 <__smakebuf_r+0x3c>
80007acc:	8e 65       	ld.sh	r5,r7[0xc]
80007ace:	0a 98       	mov	r8,r5
80007ad0:	ab b8       	sbr	r8,0xb
80007ad2:	e2 15 00 80 	andl	r5,0x80,COH
80007ad6:	ae 68       	st.h	r7[0xc],r8
80007ad8:	30 04       	mov	r4,0
80007ada:	e0 68 04 00 	mov	r8,1024
80007ade:	f9 b5 01 40 	movne	r5,64
80007ae2:	f0 05 17 00 	moveq	r5,r8
80007ae6:	c1 c8       	rjmp	80007b1e <__smakebuf_r+0x72>
80007ae8:	40 18       	lddsp	r8,sp[0x4]
80007aea:	e2 18 f0 00 	andl	r8,0xf000,COH
80007aee:	e0 48 20 00 	cp.w	r8,8192
80007af2:	5f 04       	sreq	r4
80007af4:	e0 48 80 00 	cp.w	r8,32768
80007af8:	c0 e1       	brne	80007b14 <__smakebuf_r+0x68>
80007afa:	6e b9       	ld.w	r9,r7[0x2c]
80007afc:	fe c8 f1 f8 	sub	r8,pc,-3592
80007b00:	10 39       	cp.w	r9,r8
80007b02:	c0 91       	brne	80007b14 <__smakebuf_r+0x68>
80007b04:	8e 68       	ld.sh	r8,r7[0xc]
80007b06:	e0 65 04 00 	mov	r5,1024
80007b0a:	ab a8       	sbr	r8,0xa
80007b0c:	ef 45 00 50 	st.w	r7[80],r5
80007b10:	ae 68       	st.h	r7[0xc],r8
80007b12:	c0 68       	rjmp	80007b1e <__smakebuf_r+0x72>
80007b14:	8e 68       	ld.sh	r8,r7[0xc]
80007b16:	e0 65 04 00 	mov	r5,1024
80007b1a:	ab b8       	sbr	r8,0xb
80007b1c:	ae 68       	st.h	r7[0xc],r8
80007b1e:	0a 9b       	mov	r11,r5
80007b20:	0c 9c       	mov	r12,r6
80007b22:	c2 bc       	rcall	80007b78 <_malloc_r>
80007b24:	8e 68       	ld.sh	r8,r7[0xc]
80007b26:	c0 d1       	brne	80007b40 <__smakebuf_r+0x94>
80007b28:	ed b8 00 09 	bld	r8,0x9
80007b2c:	c1 b0       	breq	80007b62 <__smakebuf_r+0xb6>
80007b2e:	a1 b8       	sbr	r8,0x1
80007b30:	ae 68       	st.h	r7[0xc],r8
80007b32:	ee c8 ff b9 	sub	r8,r7,-71
80007b36:	8f 48       	st.w	r7[0x10],r8
80007b38:	8f 08       	st.w	r7[0x0],r8
80007b3a:	30 18       	mov	r8,1
80007b3c:	8f 58       	st.w	r7[0x14],r8
80007b3e:	c1 28       	rjmp	80007b62 <__smakebuf_r+0xb6>
80007b40:	a7 b8       	sbr	r8,0x7
80007b42:	8f 4c       	st.w	r7[0x10],r12
80007b44:	ae 68       	st.h	r7[0xc],r8
80007b46:	8f 55       	st.w	r7[0x14],r5
80007b48:	fe c8 06 f0 	sub	r8,pc,1776
80007b4c:	8f 0c       	st.w	r7[0x0],r12
80007b4e:	8d a8       	st.w	r6[0x28],r8
80007b50:	58 04       	cp.w	r4,0
80007b52:	c0 80       	breq	80007b62 <__smakebuf_r+0xb6>
80007b54:	8e 7c       	ld.sh	r12,r7[0xe]
80007b56:	e0 a0 07 3f 	rcall	800089d4 <isatty>
80007b5a:	c0 40       	breq	80007b62 <__smakebuf_r+0xb6>
80007b5c:	8e 68       	ld.sh	r8,r7[0xc]
80007b5e:	a1 a8       	sbr	r8,0x0
80007b60:	ae 68       	st.h	r7[0xc],r8
80007b62:	2f 1d       	sub	sp,-60
80007b64:	d8 22       	popm	r4-r7,pc
80007b66:	d7 03       	nop

80007b68 <malloc>:
80007b68:	d4 01       	pushm	lr
80007b6a:	e0 68 01 18 	mov	r8,280
80007b6e:	18 9b       	mov	r11,r12
80007b70:	70 0c       	ld.w	r12,r8[0x0]
80007b72:	c0 3c       	rcall	80007b78 <_malloc_r>
80007b74:	d8 02       	popm	pc
80007b76:	d7 03       	nop

80007b78 <_malloc_r>:
80007b78:	d4 31       	pushm	r0-r7,lr
80007b7a:	f6 c8 ff f5 	sub	r8,r11,-11
80007b7e:	18 95       	mov	r5,r12
80007b80:	10 97       	mov	r7,r8
80007b82:	e0 17 ff f8 	andl	r7,0xfff8
80007b86:	59 68       	cp.w	r8,22
80007b88:	f9 b7 08 10 	movls	r7,16
80007b8c:	16 37       	cp.w	r7,r11
80007b8e:	5f 38       	srlo	r8
80007b90:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80007b94:	c0 50       	breq	80007b9e <_malloc_r+0x26>
80007b96:	30 c8       	mov	r8,12
80007b98:	99 38       	st.w	r12[0xc],r8
80007b9a:	e0 8f 01 f7 	bral	80007f88 <_malloc_r+0x410>
80007b9e:	e0 a0 02 2f 	rcall	80007ffc <__malloc_lock>
80007ba2:	e0 47 01 f7 	cp.w	r7,503
80007ba6:	e0 8b 00 1d 	brhi	80007be0 <_malloc_r+0x68>
80007baa:	ee 03 16 03 	lsr	r3,r7,0x3
80007bae:	e0 68 01 1c 	mov	r8,284
80007bb2:	f0 03 00 38 	add	r8,r8,r3<<0x3
80007bb6:	70 36       	ld.w	r6,r8[0xc]
80007bb8:	10 36       	cp.w	r6,r8
80007bba:	c0 61       	brne	80007bc6 <_malloc_r+0x4e>
80007bbc:	ec c8 ff f8 	sub	r8,r6,-8
80007bc0:	70 36       	ld.w	r6,r8[0xc]
80007bc2:	10 36       	cp.w	r6,r8
80007bc4:	c0 c0       	breq	80007bdc <_malloc_r+0x64>
80007bc6:	6c 18       	ld.w	r8,r6[0x4]
80007bc8:	e0 18 ff fc 	andl	r8,0xfffc
80007bcc:	6c 3a       	ld.w	r10,r6[0xc]
80007bce:	ec 08 00 09 	add	r9,r6,r8
80007bd2:	0a 9c       	mov	r12,r5
80007bd4:	6c 28       	ld.w	r8,r6[0x8]
80007bd6:	95 28       	st.w	r10[0x8],r8
80007bd8:	91 3a       	st.w	r8[0xc],r10
80007bda:	c4 78       	rjmp	80007c68 <_malloc_r+0xf0>
80007bdc:	2f e3       	sub	r3,-2
80007bde:	c4 d8       	rjmp	80007c78 <_malloc_r+0x100>
80007be0:	ee 03 16 09 	lsr	r3,r7,0x9
80007be4:	c0 41       	brne	80007bec <_malloc_r+0x74>
80007be6:	ee 03 16 03 	lsr	r3,r7,0x3
80007bea:	c2 68       	rjmp	80007c36 <_malloc_r+0xbe>
80007bec:	58 43       	cp.w	r3,4
80007bee:	e0 8b 00 06 	brhi	80007bfa <_malloc_r+0x82>
80007bf2:	ee 03 16 06 	lsr	r3,r7,0x6
80007bf6:	2c 83       	sub	r3,-56
80007bf8:	c1 f8       	rjmp	80007c36 <_malloc_r+0xbe>
80007bfa:	59 43       	cp.w	r3,20
80007bfc:	e0 8b 00 04 	brhi	80007c04 <_malloc_r+0x8c>
80007c00:	2a 53       	sub	r3,-91
80007c02:	c1 a8       	rjmp	80007c36 <_malloc_r+0xbe>
80007c04:	e0 43 00 54 	cp.w	r3,84
80007c08:	e0 8b 00 06 	brhi	80007c14 <_malloc_r+0x9c>
80007c0c:	ee 03 16 0c 	lsr	r3,r7,0xc
80007c10:	29 23       	sub	r3,-110
80007c12:	c1 28       	rjmp	80007c36 <_malloc_r+0xbe>
80007c14:	e0 43 01 54 	cp.w	r3,340
80007c18:	e0 8b 00 06 	brhi	80007c24 <_malloc_r+0xac>
80007c1c:	ee 03 16 0f 	lsr	r3,r7,0xf
80007c20:	28 93       	sub	r3,-119
80007c22:	c0 a8       	rjmp	80007c36 <_malloc_r+0xbe>
80007c24:	e0 43 05 54 	cp.w	r3,1364
80007c28:	e0 88 00 04 	brls	80007c30 <_malloc_r+0xb8>
80007c2c:	37 e3       	mov	r3,126
80007c2e:	c0 48       	rjmp	80007c36 <_malloc_r+0xbe>
80007c30:	ee 03 16 12 	lsr	r3,r7,0x12
80007c34:	28 43       	sub	r3,-124
80007c36:	e0 6a 01 1c 	mov	r10,284
80007c3a:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80007c3e:	74 36       	ld.w	r6,r10[0xc]
80007c40:	c1 98       	rjmp	80007c72 <_malloc_r+0xfa>
80007c42:	6c 19       	ld.w	r9,r6[0x4]
80007c44:	e0 19 ff fc 	andl	r9,0xfffc
80007c48:	f2 07 01 0b 	sub	r11,r9,r7
80007c4c:	58 fb       	cp.w	r11,15
80007c4e:	e0 8a 00 04 	brle	80007c56 <_malloc_r+0xde>
80007c52:	20 13       	sub	r3,1
80007c54:	c1 18       	rjmp	80007c76 <_malloc_r+0xfe>
80007c56:	6c 38       	ld.w	r8,r6[0xc]
80007c58:	58 0b       	cp.w	r11,0
80007c5a:	c0 b5       	brlt	80007c70 <_malloc_r+0xf8>
80007c5c:	6c 2a       	ld.w	r10,r6[0x8]
80007c5e:	ec 09 00 09 	add	r9,r6,r9
80007c62:	0a 9c       	mov	r12,r5
80007c64:	91 2a       	st.w	r8[0x8],r10
80007c66:	95 38       	st.w	r10[0xc],r8
80007c68:	72 18       	ld.w	r8,r9[0x4]
80007c6a:	a1 a8       	sbr	r8,0x0
80007c6c:	93 18       	st.w	r9[0x4],r8
80007c6e:	cb c8       	rjmp	80007de6 <_malloc_r+0x26e>
80007c70:	10 96       	mov	r6,r8
80007c72:	14 36       	cp.w	r6,r10
80007c74:	ce 71       	brne	80007c42 <_malloc_r+0xca>
80007c76:	2f f3       	sub	r3,-1
80007c78:	e0 6a 01 1c 	mov	r10,284
80007c7c:	f4 cc ff f8 	sub	r12,r10,-8
80007c80:	78 26       	ld.w	r6,r12[0x8]
80007c82:	18 36       	cp.w	r6,r12
80007c84:	c6 c0       	breq	80007d5c <_malloc_r+0x1e4>
80007c86:	6c 19       	ld.w	r9,r6[0x4]
80007c88:	e0 19 ff fc 	andl	r9,0xfffc
80007c8c:	f2 07 01 08 	sub	r8,r9,r7
80007c90:	58 f8       	cp.w	r8,15
80007c92:	e0 89 00 8f 	brgt	80007db0 <_malloc_r+0x238>
80007c96:	99 3c       	st.w	r12[0xc],r12
80007c98:	99 2c       	st.w	r12[0x8],r12
80007c9a:	58 08       	cp.w	r8,0
80007c9c:	c0 55       	brlt	80007ca6 <_malloc_r+0x12e>
80007c9e:	ec 09 00 09 	add	r9,r6,r9
80007ca2:	0a 9c       	mov	r12,r5
80007ca4:	ce 2b       	rjmp	80007c68 <_malloc_r+0xf0>
80007ca6:	e0 49 01 ff 	cp.w	r9,511
80007caa:	e0 8b 00 13 	brhi	80007cd0 <_malloc_r+0x158>
80007cae:	a3 99       	lsr	r9,0x3
80007cb0:	f4 09 00 38 	add	r8,r10,r9<<0x3
80007cb4:	70 2b       	ld.w	r11,r8[0x8]
80007cb6:	8d 38       	st.w	r6[0xc],r8
80007cb8:	8d 2b       	st.w	r6[0x8],r11
80007cba:	97 36       	st.w	r11[0xc],r6
80007cbc:	91 26       	st.w	r8[0x8],r6
80007cbe:	a3 49       	asr	r9,0x2
80007cc0:	74 18       	ld.w	r8,r10[0x4]
80007cc2:	30 1b       	mov	r11,1
80007cc4:	f6 09 09 49 	lsl	r9,r11,r9
80007cc8:	f1 e9 10 09 	or	r9,r8,r9
80007ccc:	95 19       	st.w	r10[0x4],r9
80007cce:	c4 78       	rjmp	80007d5c <_malloc_r+0x1e4>
80007cd0:	f2 0a 16 09 	lsr	r10,r9,0x9
80007cd4:	58 4a       	cp.w	r10,4
80007cd6:	e0 8b 00 07 	brhi	80007ce4 <_malloc_r+0x16c>
80007cda:	f2 0a 16 06 	lsr	r10,r9,0x6
80007cde:	2c 8a       	sub	r10,-56
80007ce0:	c2 08       	rjmp	80007d20 <_malloc_r+0x1a8>
80007ce2:	d7 03       	nop
80007ce4:	59 4a       	cp.w	r10,20
80007ce6:	e0 8b 00 04 	brhi	80007cee <_malloc_r+0x176>
80007cea:	2a 5a       	sub	r10,-91
80007cec:	c1 a8       	rjmp	80007d20 <_malloc_r+0x1a8>
80007cee:	e0 4a 00 54 	cp.w	r10,84
80007cf2:	e0 8b 00 06 	brhi	80007cfe <_malloc_r+0x186>
80007cf6:	f2 0a 16 0c 	lsr	r10,r9,0xc
80007cfa:	29 2a       	sub	r10,-110
80007cfc:	c1 28       	rjmp	80007d20 <_malloc_r+0x1a8>
80007cfe:	e0 4a 01 54 	cp.w	r10,340
80007d02:	e0 8b 00 06 	brhi	80007d0e <_malloc_r+0x196>
80007d06:	f2 0a 16 0f 	lsr	r10,r9,0xf
80007d0a:	28 9a       	sub	r10,-119
80007d0c:	c0 a8       	rjmp	80007d20 <_malloc_r+0x1a8>
80007d0e:	e0 4a 05 54 	cp.w	r10,1364
80007d12:	e0 88 00 04 	brls	80007d1a <_malloc_r+0x1a2>
80007d16:	37 ea       	mov	r10,126
80007d18:	c0 48       	rjmp	80007d20 <_malloc_r+0x1a8>
80007d1a:	f2 0a 16 12 	lsr	r10,r9,0x12
80007d1e:	28 4a       	sub	r10,-124
80007d20:	e0 6b 01 1c 	mov	r11,284
80007d24:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80007d28:	68 28       	ld.w	r8,r4[0x8]
80007d2a:	08 38       	cp.w	r8,r4
80007d2c:	c0 e1       	brne	80007d48 <_malloc_r+0x1d0>
80007d2e:	76 19       	ld.w	r9,r11[0x4]
80007d30:	a3 4a       	asr	r10,0x2
80007d32:	30 1e       	mov	lr,1
80007d34:	fc 0a 09 4a 	lsl	r10,lr,r10
80007d38:	f3 ea 10 0a 	or	r10,r9,r10
80007d3c:	10 99       	mov	r9,r8
80007d3e:	97 1a       	st.w	r11[0x4],r10
80007d40:	c0 a8       	rjmp	80007d54 <_malloc_r+0x1dc>
80007d42:	70 28       	ld.w	r8,r8[0x8]
80007d44:	08 38       	cp.w	r8,r4
80007d46:	c0 60       	breq	80007d52 <_malloc_r+0x1da>
80007d48:	70 1a       	ld.w	r10,r8[0x4]
80007d4a:	e0 1a ff fc 	andl	r10,0xfffc
80007d4e:	14 39       	cp.w	r9,r10
80007d50:	cf 93       	brcs	80007d42 <_malloc_r+0x1ca>
80007d52:	70 39       	ld.w	r9,r8[0xc]
80007d54:	8d 39       	st.w	r6[0xc],r9
80007d56:	8d 28       	st.w	r6[0x8],r8
80007d58:	91 36       	st.w	r8[0xc],r6
80007d5a:	93 26       	st.w	r9[0x8],r6
80007d5c:	e6 08 14 02 	asr	r8,r3,0x2
80007d60:	30 1b       	mov	r11,1
80007d62:	e0 64 01 1c 	mov	r4,284
80007d66:	f6 08 09 4b 	lsl	r11,r11,r8
80007d6a:	68 18       	ld.w	r8,r4[0x4]
80007d6c:	10 3b       	cp.w	r11,r8
80007d6e:	e0 8b 00 69 	brhi	80007e40 <_malloc_r+0x2c8>
80007d72:	f7 e8 00 09 	and	r9,r11,r8
80007d76:	c0 b1       	brne	80007d8c <_malloc_r+0x214>
80007d78:	e0 13 ff fc 	andl	r3,0xfffc
80007d7c:	a1 7b       	lsl	r11,0x1
80007d7e:	2f c3       	sub	r3,-4
80007d80:	c0 38       	rjmp	80007d86 <_malloc_r+0x20e>
80007d82:	2f c3       	sub	r3,-4
80007d84:	a1 7b       	lsl	r11,0x1
80007d86:	f7 e8 00 09 	and	r9,r11,r8
80007d8a:	cf c0       	breq	80007d82 <_malloc_r+0x20a>
80007d8c:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80007d90:	06 92       	mov	r2,r3
80007d92:	1c 91       	mov	r1,lr
80007d94:	62 36       	ld.w	r6,r1[0xc]
80007d96:	c2 d8       	rjmp	80007df0 <_malloc_r+0x278>
80007d98:	6c 1a       	ld.w	r10,r6[0x4]
80007d9a:	e0 1a ff fc 	andl	r10,0xfffc
80007d9e:	f4 07 01 08 	sub	r8,r10,r7
80007da2:	58 f8       	cp.w	r8,15
80007da4:	e0 8a 00 15 	brle	80007dce <_malloc_r+0x256>
80007da8:	6c 3a       	ld.w	r10,r6[0xc]
80007daa:	6c 29       	ld.w	r9,r6[0x8]
80007dac:	95 29       	st.w	r10[0x8],r9
80007dae:	93 3a       	st.w	r9[0xc],r10
80007db0:	0e 99       	mov	r9,r7
80007db2:	ec 07 00 07 	add	r7,r6,r7
80007db6:	a1 a9       	sbr	r9,0x0
80007db8:	99 37       	st.w	r12[0xc],r7
80007dba:	99 27       	st.w	r12[0x8],r7
80007dbc:	8d 19       	st.w	r6[0x4],r9
80007dbe:	ee 08 09 08 	st.w	r7[r8],r8
80007dc2:	8f 2c       	st.w	r7[0x8],r12
80007dc4:	8f 3c       	st.w	r7[0xc],r12
80007dc6:	a1 a8       	sbr	r8,0x0
80007dc8:	0a 9c       	mov	r12,r5
80007dca:	8f 18       	st.w	r7[0x4],r8
80007dcc:	c0 d8       	rjmp	80007de6 <_malloc_r+0x26e>
80007dce:	6c 39       	ld.w	r9,r6[0xc]
80007dd0:	58 08       	cp.w	r8,0
80007dd2:	c0 e5       	brlt	80007dee <_malloc_r+0x276>
80007dd4:	ec 0a 00 0a 	add	r10,r6,r10
80007dd8:	74 18       	ld.w	r8,r10[0x4]
80007dda:	a1 a8       	sbr	r8,0x0
80007ddc:	0a 9c       	mov	r12,r5
80007dde:	95 18       	st.w	r10[0x4],r8
80007de0:	6c 28       	ld.w	r8,r6[0x8]
80007de2:	93 28       	st.w	r9[0x8],r8
80007de4:	91 39       	st.w	r8[0xc],r9
80007de6:	c0 cd       	rcall	80007ffe <__malloc_unlock>
80007de8:	ec cc ff f8 	sub	r12,r6,-8
80007dec:	d8 32       	popm	r0-r7,pc
80007dee:	12 96       	mov	r6,r9
80007df0:	02 36       	cp.w	r6,r1
80007df2:	cd 31       	brne	80007d98 <_malloc_r+0x220>
80007df4:	2f f2       	sub	r2,-1
80007df6:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80007dfa:	c0 30       	breq	80007e00 <_malloc_r+0x288>
80007dfc:	2f 81       	sub	r1,-8
80007dfe:	cc bb       	rjmp	80007d94 <_malloc_r+0x21c>
80007e00:	1c 98       	mov	r8,lr
80007e02:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80007e06:	c0 81       	brne	80007e16 <_malloc_r+0x29e>
80007e08:	68 19       	ld.w	r9,r4[0x4]
80007e0a:	f6 08 11 ff 	rsub	r8,r11,-1
80007e0e:	f3 e8 00 08 	and	r8,r9,r8
80007e12:	89 18       	st.w	r4[0x4],r8
80007e14:	c0 78       	rjmp	80007e22 <_malloc_r+0x2aa>
80007e16:	f0 c9 00 08 	sub	r9,r8,8
80007e1a:	20 13       	sub	r3,1
80007e1c:	70 08       	ld.w	r8,r8[0x0]
80007e1e:	12 38       	cp.w	r8,r9
80007e20:	cf 10       	breq	80007e02 <_malloc_r+0x28a>
80007e22:	a1 7b       	lsl	r11,0x1
80007e24:	68 18       	ld.w	r8,r4[0x4]
80007e26:	10 3b       	cp.w	r11,r8
80007e28:	e0 8b 00 0c 	brhi	80007e40 <_malloc_r+0x2c8>
80007e2c:	58 0b       	cp.w	r11,0
80007e2e:	c0 90       	breq	80007e40 <_malloc_r+0x2c8>
80007e30:	04 93       	mov	r3,r2
80007e32:	c0 38       	rjmp	80007e38 <_malloc_r+0x2c0>
80007e34:	2f c3       	sub	r3,-4
80007e36:	a1 7b       	lsl	r11,0x1
80007e38:	f7 e8 00 09 	and	r9,r11,r8
80007e3c:	ca 81       	brne	80007d8c <_malloc_r+0x214>
80007e3e:	cf bb       	rjmp	80007e34 <_malloc_r+0x2bc>
80007e40:	68 23       	ld.w	r3,r4[0x8]
80007e42:	66 12       	ld.w	r2,r3[0x4]
80007e44:	e0 12 ff fc 	andl	r2,0xfffc
80007e48:	0e 32       	cp.w	r2,r7
80007e4a:	5f 39       	srlo	r9
80007e4c:	e4 07 01 08 	sub	r8,r2,r7
80007e50:	58 f8       	cp.w	r8,15
80007e52:	5f aa       	srle	r10
80007e54:	f5 e9 10 09 	or	r9,r10,r9
80007e58:	e0 80 00 9a 	breq	80007f8c <_malloc_r+0x414>
80007e5c:	e0 68 06 44 	mov	r8,1604
80007e60:	70 01       	ld.w	r1,r8[0x0]
80007e62:	e0 68 05 28 	mov	r8,1320
80007e66:	2f 01       	sub	r1,-16
80007e68:	70 08       	ld.w	r8,r8[0x0]
80007e6a:	0e 01       	add	r1,r7
80007e6c:	5b f8       	cp.w	r8,-1
80007e6e:	c0 40       	breq	80007e76 <_malloc_r+0x2fe>
80007e70:	28 11       	sub	r1,-127
80007e72:	e0 11 ff 80 	andl	r1,0xff80
80007e76:	02 9b       	mov	r11,r1
80007e78:	0a 9c       	mov	r12,r5
80007e7a:	e0 a0 05 31 	rcall	800088dc <_sbrk_r>
80007e7e:	18 96       	mov	r6,r12
80007e80:	5b fc       	cp.w	r12,-1
80007e82:	c7 50       	breq	80007f6c <_malloc_r+0x3f4>
80007e84:	e6 02 00 08 	add	r8,r3,r2
80007e88:	10 3c       	cp.w	r12,r8
80007e8a:	c0 32       	brcc	80007e90 <_malloc_r+0x318>
80007e8c:	08 33       	cp.w	r3,r4
80007e8e:	c6 f1       	brne	80007f6c <_malloc_r+0x3f4>
80007e90:	e0 6a 06 48 	mov	r10,1608
80007e94:	74 09       	ld.w	r9,r10[0x0]
80007e96:	e2 09 00 09 	add	r9,r1,r9
80007e9a:	95 09       	st.w	r10[0x0],r9
80007e9c:	10 36       	cp.w	r6,r8
80007e9e:	c0 a1       	brne	80007eb2 <_malloc_r+0x33a>
80007ea0:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80007ea4:	c0 71       	brne	80007eb2 <_malloc_r+0x33a>
80007ea6:	e2 02 00 02 	add	r2,r1,r2
80007eaa:	68 28       	ld.w	r8,r4[0x8]
80007eac:	a1 a2       	sbr	r2,0x0
80007eae:	91 12       	st.w	r8[0x4],r2
80007eb0:	c4 f8       	rjmp	80007f4e <_malloc_r+0x3d6>
80007eb2:	e0 6a 05 28 	mov	r10,1320
80007eb6:	74 0b       	ld.w	r11,r10[0x0]
80007eb8:	5b fb       	cp.w	r11,-1
80007eba:	c0 31       	brne	80007ec0 <_malloc_r+0x348>
80007ebc:	95 06       	st.w	r10[0x0],r6
80007ebe:	c0 78       	rjmp	80007ecc <_malloc_r+0x354>
80007ec0:	ec 09 00 09 	add	r9,r6,r9
80007ec4:	e0 6a 06 48 	mov	r10,1608
80007ec8:	10 19       	sub	r9,r8
80007eca:	95 09       	st.w	r10[0x0],r9
80007ecc:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80007ed0:	f0 09 11 08 	rsub	r9,r8,8
80007ed4:	58 08       	cp.w	r8,0
80007ed6:	f2 08 17 10 	movne	r8,r9
80007eda:	ed d8 e1 06 	addne	r6,r6,r8
80007ede:	28 08       	sub	r8,-128
80007ee0:	ec 01 00 01 	add	r1,r6,r1
80007ee4:	0a 9c       	mov	r12,r5
80007ee6:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80007eea:	f0 01 01 01 	sub	r1,r8,r1
80007eee:	02 9b       	mov	r11,r1
80007ef0:	e0 a0 04 f6 	rcall	800088dc <_sbrk_r>
80007ef4:	e0 68 06 48 	mov	r8,1608
80007ef8:	5b fc       	cp.w	r12,-1
80007efa:	ec 0c 17 00 	moveq	r12,r6
80007efe:	f9 b1 00 00 	moveq	r1,0
80007f02:	70 09       	ld.w	r9,r8[0x0]
80007f04:	0c 1c       	sub	r12,r6
80007f06:	89 26       	st.w	r4[0x8],r6
80007f08:	02 0c       	add	r12,r1
80007f0a:	12 01       	add	r1,r9
80007f0c:	a1 ac       	sbr	r12,0x0
80007f0e:	91 01       	st.w	r8[0x0],r1
80007f10:	8d 1c       	st.w	r6[0x4],r12
80007f12:	08 33       	cp.w	r3,r4
80007f14:	c1 d0       	breq	80007f4e <_malloc_r+0x3d6>
80007f16:	58 f2       	cp.w	r2,15
80007f18:	e0 8b 00 05 	brhi	80007f22 <_malloc_r+0x3aa>
80007f1c:	30 18       	mov	r8,1
80007f1e:	8d 18       	st.w	r6[0x4],r8
80007f20:	c2 68       	rjmp	80007f6c <_malloc_r+0x3f4>
80007f22:	30 59       	mov	r9,5
80007f24:	20 c2       	sub	r2,12
80007f26:	e0 12 ff f8 	andl	r2,0xfff8
80007f2a:	e6 02 00 08 	add	r8,r3,r2
80007f2e:	91 29       	st.w	r8[0x8],r9
80007f30:	91 19       	st.w	r8[0x4],r9
80007f32:	66 18       	ld.w	r8,r3[0x4]
80007f34:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80007f38:	e5 e8 10 08 	or	r8,r2,r8
80007f3c:	87 18       	st.w	r3[0x4],r8
80007f3e:	58 f2       	cp.w	r2,15
80007f40:	e0 88 00 07 	brls	80007f4e <_malloc_r+0x3d6>
80007f44:	e6 cb ff f8 	sub	r11,r3,-8
80007f48:	0a 9c       	mov	r12,r5
80007f4a:	fe b0 fb 71 	rcall	8000762c <_free_r>
80007f4e:	e0 69 06 40 	mov	r9,1600
80007f52:	72 0a       	ld.w	r10,r9[0x0]
80007f54:	e0 68 06 48 	mov	r8,1608
80007f58:	70 08       	ld.w	r8,r8[0x0]
80007f5a:	14 38       	cp.w	r8,r10
80007f5c:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007f60:	e0 69 06 3c 	mov	r9,1596
80007f64:	72 0a       	ld.w	r10,r9[0x0]
80007f66:	14 38       	cp.w	r8,r10
80007f68:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007f6c:	68 28       	ld.w	r8,r4[0x8]
80007f6e:	70 18       	ld.w	r8,r8[0x4]
80007f70:	e0 18 ff fc 	andl	r8,0xfffc
80007f74:	0e 38       	cp.w	r8,r7
80007f76:	5f 39       	srlo	r9
80007f78:	0e 18       	sub	r8,r7
80007f7a:	58 f8       	cp.w	r8,15
80007f7c:	5f aa       	srle	r10
80007f7e:	f5 e9 10 09 	or	r9,r10,r9
80007f82:	c0 50       	breq	80007f8c <_malloc_r+0x414>
80007f84:	0a 9c       	mov	r12,r5
80007f86:	c3 cc       	rcall	80007ffe <__malloc_unlock>
80007f88:	d8 3a       	popm	r0-r7,pc,r12=0
80007f8a:	d7 03       	nop
80007f8c:	68 26       	ld.w	r6,r4[0x8]
80007f8e:	a1 a8       	sbr	r8,0x0
80007f90:	0e 99       	mov	r9,r7
80007f92:	a1 a9       	sbr	r9,0x0
80007f94:	8d 19       	st.w	r6[0x4],r9
80007f96:	ec 07 00 07 	add	r7,r6,r7
80007f9a:	0a 9c       	mov	r12,r5
80007f9c:	89 27       	st.w	r4[0x8],r7
80007f9e:	8f 18       	st.w	r7[0x4],r8
80007fa0:	c2 fc       	rcall	80007ffe <__malloc_unlock>
80007fa2:	ec cc ff f8 	sub	r12,r6,-8
80007fa6:	d8 32       	popm	r0-r7,pc

80007fa8 <memchr>:
80007fa8:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80007fac:	c0 68       	rjmp	80007fb8 <memchr+0x10>
80007fae:	20 1a       	sub	r10,1
80007fb0:	19 88       	ld.ub	r8,r12[0x0]
80007fb2:	16 38       	cp.w	r8,r11
80007fb4:	5e 0c       	reteq	r12
80007fb6:	2f fc       	sub	r12,-1
80007fb8:	58 0a       	cp.w	r10,0
80007fba:	cf a1       	brne	80007fae <memchr+0x6>
80007fbc:	5e fa       	retal	r10

80007fbe <memmove>:
80007fbe:	d4 01       	pushm	lr
80007fc0:	18 3b       	cp.w	r11,r12
80007fc2:	c1 92       	brcc	80007ff4 <memmove+0x36>
80007fc4:	f6 0a 00 09 	add	r9,r11,r10
80007fc8:	12 3c       	cp.w	r12,r9
80007fca:	c1 52       	brcc	80007ff4 <memmove+0x36>
80007fcc:	f8 0a 00 0b 	add	r11,r12,r10
80007fd0:	30 08       	mov	r8,0
80007fd2:	c0 68       	rjmp	80007fde <memmove+0x20>
80007fd4:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80007fd8:	20 1a       	sub	r10,1
80007fda:	f6 08 0b 0e 	st.b	r11[r8],lr
80007fde:	20 18       	sub	r8,1
80007fe0:	58 0a       	cp.w	r10,0
80007fe2:	cf 91       	brne	80007fd4 <memmove+0x16>
80007fe4:	d8 02       	popm	pc
80007fe6:	f6 08 07 09 	ld.ub	r9,r11[r8]
80007fea:	20 1a       	sub	r10,1
80007fec:	f8 08 0b 09 	st.b	r12[r8],r9
80007ff0:	2f f8       	sub	r8,-1
80007ff2:	c0 28       	rjmp	80007ff6 <memmove+0x38>
80007ff4:	30 08       	mov	r8,0
80007ff6:	58 0a       	cp.w	r10,0
80007ff8:	cf 71       	brne	80007fe6 <memmove+0x28>
80007ffa:	d8 02       	popm	pc

80007ffc <__malloc_lock>:
80007ffc:	5e fc       	retal	r12

80007ffe <__malloc_unlock>:
80007ffe:	5e fc       	retal	r12

80008000 <__hi0bits>:
80008000:	18 98       	mov	r8,r12
80008002:	e0 1c 00 00 	andl	r12,0x0
80008006:	f0 09 15 10 	lsl	r9,r8,0x10
8000800a:	58 0c       	cp.w	r12,0
8000800c:	f2 08 17 00 	moveq	r8,r9
80008010:	f9 bc 00 10 	moveq	r12,16
80008014:	f9 bc 01 00 	movne	r12,0
80008018:	10 9a       	mov	r10,r8
8000801a:	f0 09 15 08 	lsl	r9,r8,0x8
8000801e:	e6 1a ff 00 	andh	r10,0xff00,COH
80008022:	f7 bc 00 f8 	subeq	r12,-8
80008026:	f2 08 17 00 	moveq	r8,r9
8000802a:	10 9a       	mov	r10,r8
8000802c:	f0 09 15 04 	lsl	r9,r8,0x4
80008030:	e6 1a f0 00 	andh	r10,0xf000,COH
80008034:	f7 bc 00 fc 	subeq	r12,-4
80008038:	f2 08 17 00 	moveq	r8,r9
8000803c:	10 9a       	mov	r10,r8
8000803e:	f0 09 15 02 	lsl	r9,r8,0x2
80008042:	e6 1a c0 00 	andh	r10,0xc000,COH
80008046:	f7 bc 00 fe 	subeq	r12,-2
8000804a:	f2 08 17 00 	moveq	r8,r9
8000804e:	58 08       	cp.w	r8,0
80008050:	5e 5c       	retlt	r12
80008052:	ed b8 00 1e 	bld	r8,0x1e
80008056:	f9 bc 01 20 	movne	r12,32
8000805a:	f7 bc 00 ff 	subeq	r12,-1
8000805e:	5e fc       	retal	r12

80008060 <__lo0bits>:
80008060:	18 99       	mov	r9,r12
80008062:	78 08       	ld.w	r8,r12[0x0]
80008064:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80008068:	c1 50       	breq	80008092 <__lo0bits+0x32>
8000806a:	ed b8 00 00 	bld	r8,0x0
8000806e:	c0 21       	brne	80008072 <__lo0bits+0x12>
80008070:	5e fd       	retal	0
80008072:	10 9b       	mov	r11,r8
80008074:	f0 0a 16 01 	lsr	r10,r8,0x1
80008078:	e2 1b 00 02 	andl	r11,0x2,COH
8000807c:	a3 88       	lsr	r8,0x2
8000807e:	58 0b       	cp.w	r11,0
80008080:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80008084:	f9 bc 01 01 	movne	r12,1
80008088:	f3 f8 0a 00 	st.weq	r9[0x0],r8
8000808c:	f9 bc 00 02 	moveq	r12,2
80008090:	5e fc       	retal	r12
80008092:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80008096:	f0 0b 16 10 	lsr	r11,r8,0x10
8000809a:	58 0a       	cp.w	r10,0
8000809c:	f6 08 17 00 	moveq	r8,r11
800080a0:	f9 bc 00 10 	moveq	r12,16
800080a4:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
800080a8:	f0 0a 16 08 	lsr	r10,r8,0x8
800080ac:	58 0b       	cp.w	r11,0
800080ae:	f7 bc 00 f8 	subeq	r12,-8
800080b2:	f4 08 17 00 	moveq	r8,r10
800080b6:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
800080ba:	f0 0a 16 04 	lsr	r10,r8,0x4
800080be:	58 0b       	cp.w	r11,0
800080c0:	f7 bc 00 fc 	subeq	r12,-4
800080c4:	f4 08 17 00 	moveq	r8,r10
800080c8:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
800080cc:	f0 0a 16 02 	lsr	r10,r8,0x2
800080d0:	58 0b       	cp.w	r11,0
800080d2:	f7 bc 00 fe 	subeq	r12,-2
800080d6:	f4 08 17 00 	moveq	r8,r10
800080da:	ed b8 00 00 	bld	r8,0x0
800080de:	c0 60       	breq	800080ea <__lo0bits+0x8a>
800080e0:	a1 98       	lsr	r8,0x1
800080e2:	c0 31       	brne	800080e8 <__lo0bits+0x88>
800080e4:	32 0c       	mov	r12,32
800080e6:	5e fc       	retal	r12
800080e8:	2f fc       	sub	r12,-1
800080ea:	93 08       	st.w	r9[0x0],r8
800080ec:	5e fc       	retal	r12

800080ee <__mcmp>:
800080ee:	d4 01       	pushm	lr
800080f0:	18 98       	mov	r8,r12
800080f2:	76 49       	ld.w	r9,r11[0x10]
800080f4:	78 4c       	ld.w	r12,r12[0x10]
800080f6:	12 1c       	sub	r12,r9
800080f8:	c1 31       	brne	8000811e <__mcmp+0x30>
800080fa:	2f b9       	sub	r9,-5
800080fc:	a3 69       	lsl	r9,0x2
800080fe:	12 0b       	add	r11,r9
80008100:	f0 09 00 09 	add	r9,r8,r9
80008104:	2e c8       	sub	r8,-20
80008106:	13 4e       	ld.w	lr,--r9
80008108:	17 4a       	ld.w	r10,--r11
8000810a:	14 3e       	cp.w	lr,r10
8000810c:	c0 60       	breq	80008118 <__mcmp+0x2a>
8000810e:	f9 bc 03 ff 	movlo	r12,-1
80008112:	f9 bc 02 01 	movhs	r12,1
80008116:	d8 02       	popm	pc
80008118:	10 39       	cp.w	r9,r8
8000811a:	fe 9b ff f6 	brhi	80008106 <__mcmp+0x18>
8000811e:	d8 02       	popm	pc

80008120 <_Bfree>:
80008120:	d4 21       	pushm	r4-r7,lr
80008122:	18 97       	mov	r7,r12
80008124:	16 95       	mov	r5,r11
80008126:	78 96       	ld.w	r6,r12[0x24]
80008128:	58 06       	cp.w	r6,0
8000812a:	c0 91       	brne	8000813c <_Bfree+0x1c>
8000812c:	31 0c       	mov	r12,16
8000812e:	fe b0 fd 1d 	rcall	80007b68 <malloc>
80008132:	99 36       	st.w	r12[0xc],r6
80008134:	8f 9c       	st.w	r7[0x24],r12
80008136:	99 16       	st.w	r12[0x4],r6
80008138:	99 26       	st.w	r12[0x8],r6
8000813a:	99 06       	st.w	r12[0x0],r6
8000813c:	58 05       	cp.w	r5,0
8000813e:	c0 90       	breq	80008150 <_Bfree+0x30>
80008140:	6a 19       	ld.w	r9,r5[0x4]
80008142:	6e 98       	ld.w	r8,r7[0x24]
80008144:	70 38       	ld.w	r8,r8[0xc]
80008146:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000814a:	8b 0a       	st.w	r5[0x0],r10
8000814c:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80008150:	d8 22       	popm	r4-r7,pc
80008152:	d7 03       	nop

80008154 <_Balloc>:
80008154:	d4 21       	pushm	r4-r7,lr
80008156:	18 97       	mov	r7,r12
80008158:	16 96       	mov	r6,r11
8000815a:	78 95       	ld.w	r5,r12[0x24]
8000815c:	58 05       	cp.w	r5,0
8000815e:	c0 91       	brne	80008170 <_Balloc+0x1c>
80008160:	31 0c       	mov	r12,16
80008162:	fe b0 fd 03 	rcall	80007b68 <malloc>
80008166:	99 35       	st.w	r12[0xc],r5
80008168:	8f 9c       	st.w	r7[0x24],r12
8000816a:	99 15       	st.w	r12[0x4],r5
8000816c:	99 25       	st.w	r12[0x8],r5
8000816e:	99 05       	st.w	r12[0x0],r5
80008170:	6e 95       	ld.w	r5,r7[0x24]
80008172:	6a 38       	ld.w	r8,r5[0xc]
80008174:	58 08       	cp.w	r8,0
80008176:	c0 b1       	brne	8000818c <_Balloc+0x38>
80008178:	31 0a       	mov	r10,16
8000817a:	30 4b       	mov	r11,4
8000817c:	0e 9c       	mov	r12,r7
8000817e:	e0 a0 04 93 	rcall	80008aa4 <_calloc_r>
80008182:	8b 3c       	st.w	r5[0xc],r12
80008184:	6e 98       	ld.w	r8,r7[0x24]
80008186:	70 3c       	ld.w	r12,r8[0xc]
80008188:	58 0c       	cp.w	r12,0
8000818a:	c1 b0       	breq	800081c0 <_Balloc+0x6c>
8000818c:	6e 98       	ld.w	r8,r7[0x24]
8000818e:	70 38       	ld.w	r8,r8[0xc]
80008190:	f0 06 00 28 	add	r8,r8,r6<<0x2
80008194:	70 0c       	ld.w	r12,r8[0x0]
80008196:	58 0c       	cp.w	r12,0
80008198:	c0 40       	breq	800081a0 <_Balloc+0x4c>
8000819a:	78 09       	ld.w	r9,r12[0x0]
8000819c:	91 09       	st.w	r8[0x0],r9
8000819e:	c0 e8       	rjmp	800081ba <_Balloc+0x66>
800081a0:	0e 9c       	mov	r12,r7
800081a2:	30 17       	mov	r7,1
800081a4:	0e 9b       	mov	r11,r7
800081a6:	ee 06 09 47 	lsl	r7,r7,r6
800081aa:	ee ca ff fb 	sub	r10,r7,-5
800081ae:	a3 6a       	lsl	r10,0x2
800081b0:	e0 a0 04 7a 	rcall	80008aa4 <_calloc_r>
800081b4:	c0 60       	breq	800081c0 <_Balloc+0x6c>
800081b6:	99 16       	st.w	r12[0x4],r6
800081b8:	99 27       	st.w	r12[0x8],r7
800081ba:	30 08       	mov	r8,0
800081bc:	99 38       	st.w	r12[0xc],r8
800081be:	99 48       	st.w	r12[0x10],r8
800081c0:	d8 22       	popm	r4-r7,pc
800081c2:	d7 03       	nop

800081c4 <__d2b>:
800081c4:	d4 31       	pushm	r0-r7,lr
800081c6:	20 2d       	sub	sp,8
800081c8:	16 93       	mov	r3,r11
800081ca:	12 96       	mov	r6,r9
800081cc:	10 95       	mov	r5,r8
800081ce:	14 92       	mov	r2,r10
800081d0:	30 1b       	mov	r11,1
800081d2:	cc 1f       	rcall	80008154 <_Balloc>
800081d4:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
800081d8:	50 09       	stdsp	sp[0x0],r9
800081da:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
800081de:	b5 a9       	sbr	r9,0x14
800081e0:	f0 01 16 14 	lsr	r1,r8,0x14
800081e4:	fb f9 1a 00 	st.wne	sp[0x0],r9
800081e8:	18 94       	mov	r4,r12
800081ea:	58 02       	cp.w	r2,0
800081ec:	c1 d0       	breq	80008226 <__d2b+0x62>
800081ee:	fa cc ff f8 	sub	r12,sp,-8
800081f2:	18 d2       	st.w	--r12,r2
800081f4:	c3 6f       	rcall	80008060 <__lo0bits>
800081f6:	40 18       	lddsp	r8,sp[0x4]
800081f8:	c0 d0       	breq	80008212 <__d2b+0x4e>
800081fa:	40 09       	lddsp	r9,sp[0x0]
800081fc:	f8 0a 11 20 	rsub	r10,r12,32
80008200:	f2 0a 09 4a 	lsl	r10,r9,r10
80008204:	f5 e8 10 08 	or	r8,r10,r8
80008208:	89 58       	st.w	r4[0x14],r8
8000820a:	f2 0c 0a 49 	lsr	r9,r9,r12
8000820e:	50 09       	stdsp	sp[0x0],r9
80008210:	c0 28       	rjmp	80008214 <__d2b+0x50>
80008212:	89 58       	st.w	r4[0x14],r8
80008214:	40 08       	lddsp	r8,sp[0x0]
80008216:	58 08       	cp.w	r8,0
80008218:	f9 b3 01 02 	movne	r3,2
8000821c:	f9 b3 00 01 	moveq	r3,1
80008220:	89 68       	st.w	r4[0x18],r8
80008222:	89 43       	st.w	r4[0x10],r3
80008224:	c0 88       	rjmp	80008234 <__d2b+0x70>
80008226:	1a 9c       	mov	r12,sp
80008228:	c1 cf       	rcall	80008060 <__lo0bits>
8000822a:	30 13       	mov	r3,1
8000822c:	40 08       	lddsp	r8,sp[0x0]
8000822e:	2e 0c       	sub	r12,-32
80008230:	89 43       	st.w	r4[0x10],r3
80008232:	89 58       	st.w	r4[0x14],r8
80008234:	58 01       	cp.w	r1,0
80008236:	c0 90       	breq	80008248 <__d2b+0x84>
80008238:	e2 c1 04 33 	sub	r1,r1,1075
8000823c:	18 01       	add	r1,r12
8000823e:	8d 01       	st.w	r6[0x0],r1
80008240:	f8 0c 11 35 	rsub	r12,r12,53
80008244:	8b 0c       	st.w	r5[0x0],r12
80008246:	c0 c8       	rjmp	8000825e <__d2b+0x9a>
80008248:	e6 c8 ff fc 	sub	r8,r3,-4
8000824c:	f8 cc 04 32 	sub	r12,r12,1074
80008250:	a5 73       	lsl	r3,0x5
80008252:	8d 0c       	st.w	r6[0x0],r12
80008254:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80008258:	cd 4e       	rcall	80008000 <__hi0bits>
8000825a:	18 13       	sub	r3,r12
8000825c:	8b 03       	st.w	r5[0x0],r3
8000825e:	08 9c       	mov	r12,r4
80008260:	2f ed       	sub	sp,-8
80008262:	d8 32       	popm	r0-r7,pc

80008264 <__mdiff>:
80008264:	d4 31       	pushm	r0-r7,lr
80008266:	74 48       	ld.w	r8,r10[0x10]
80008268:	76 45       	ld.w	r5,r11[0x10]
8000826a:	16 97       	mov	r7,r11
8000826c:	14 96       	mov	r6,r10
8000826e:	10 15       	sub	r5,r8
80008270:	c1 31       	brne	80008296 <__mdiff+0x32>
80008272:	2f b8       	sub	r8,-5
80008274:	ee ce ff ec 	sub	lr,r7,-20
80008278:	a3 68       	lsl	r8,0x2
8000827a:	f4 08 00 0b 	add	r11,r10,r8
8000827e:	ee 08 00 08 	add	r8,r7,r8
80008282:	11 4a       	ld.w	r10,--r8
80008284:	17 49       	ld.w	r9,--r11
80008286:	12 3a       	cp.w	r10,r9
80008288:	c0 30       	breq	8000828e <__mdiff+0x2a>
8000828a:	c0 e2       	brcc	800082a6 <__mdiff+0x42>
8000828c:	c0 78       	rjmp	8000829a <__mdiff+0x36>
8000828e:	1c 38       	cp.w	r8,lr
80008290:	fe 9b ff f9 	brhi	80008282 <__mdiff+0x1e>
80008294:	c4 98       	rjmp	80008326 <__mdiff+0xc2>
80008296:	58 05       	cp.w	r5,0
80008298:	c0 64       	brge	800082a4 <__mdiff+0x40>
8000829a:	0e 98       	mov	r8,r7
8000829c:	30 15       	mov	r5,1
8000829e:	0c 97       	mov	r7,r6
800082a0:	10 96       	mov	r6,r8
800082a2:	c0 28       	rjmp	800082a6 <__mdiff+0x42>
800082a4:	30 05       	mov	r5,0
800082a6:	6e 1b       	ld.w	r11,r7[0x4]
800082a8:	c5 6f       	rcall	80008154 <_Balloc>
800082aa:	6e 49       	ld.w	r9,r7[0x10]
800082ac:	6c 44       	ld.w	r4,r6[0x10]
800082ae:	99 35       	st.w	r12[0xc],r5
800082b0:	2f b4       	sub	r4,-5
800082b2:	f2 c5 ff fb 	sub	r5,r9,-5
800082b6:	ec 04 00 24 	add	r4,r6,r4<<0x2
800082ba:	ee 05 00 25 	add	r5,r7,r5<<0x2
800082be:	2e c6       	sub	r6,-20
800082c0:	2e c7       	sub	r7,-20
800082c2:	f8 c8 ff ec 	sub	r8,r12,-20
800082c6:	30 0a       	mov	r10,0
800082c8:	0f 0e       	ld.w	lr,r7++
800082ca:	0d 0b       	ld.w	r11,r6++
800082cc:	fc 02 16 10 	lsr	r2,lr,0x10
800082d0:	f6 03 16 10 	lsr	r3,r11,0x10
800082d4:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800082d8:	e4 03 01 03 	sub	r3,r2,r3
800082dc:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800082e0:	fc 0b 01 0b 	sub	r11,lr,r11
800082e4:	f6 0a 00 0a 	add	r10,r11,r10
800082e8:	b0 1a       	st.h	r8[0x2],r10
800082ea:	b1 4a       	asr	r10,0x10
800082ec:	e6 0a 00 0a 	add	r10,r3,r10
800082f0:	b0 0a       	st.h	r8[0x0],r10
800082f2:	2f c8       	sub	r8,-4
800082f4:	b1 4a       	asr	r10,0x10
800082f6:	08 36       	cp.w	r6,r4
800082f8:	ce 83       	brcs	800082c8 <__mdiff+0x64>
800082fa:	c0 d8       	rjmp	80008314 <__mdiff+0xb0>
800082fc:	0f 0b       	ld.w	r11,r7++
800082fe:	f6 0e 16 10 	lsr	lr,r11,0x10
80008302:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008306:	16 0a       	add	r10,r11
80008308:	b0 1a       	st.h	r8[0x2],r10
8000830a:	b1 4a       	asr	r10,0x10
8000830c:	1c 0a       	add	r10,lr
8000830e:	b0 0a       	st.h	r8[0x0],r10
80008310:	2f c8       	sub	r8,-4
80008312:	b1 4a       	asr	r10,0x10
80008314:	0a 37       	cp.w	r7,r5
80008316:	cf 33       	brcs	800082fc <__mdiff+0x98>
80008318:	c0 28       	rjmp	8000831c <__mdiff+0xb8>
8000831a:	20 19       	sub	r9,1
8000831c:	11 4a       	ld.w	r10,--r8
8000831e:	58 0a       	cp.w	r10,0
80008320:	cf d0       	breq	8000831a <__mdiff+0xb6>
80008322:	99 49       	st.w	r12[0x10],r9
80008324:	d8 32       	popm	r0-r7,pc
80008326:	30 0b       	mov	r11,0
80008328:	c1 6f       	rcall	80008154 <_Balloc>
8000832a:	30 18       	mov	r8,1
8000832c:	99 48       	st.w	r12[0x10],r8
8000832e:	30 08       	mov	r8,0
80008330:	99 58       	st.w	r12[0x14],r8
80008332:	d8 32       	popm	r0-r7,pc

80008334 <__lshift>:
80008334:	d4 31       	pushm	r0-r7,lr
80008336:	16 97       	mov	r7,r11
80008338:	76 46       	ld.w	r6,r11[0x10]
8000833a:	f4 02 14 05 	asr	r2,r10,0x5
8000833e:	2f f6       	sub	r6,-1
80008340:	14 93       	mov	r3,r10
80008342:	18 94       	mov	r4,r12
80008344:	04 06       	add	r6,r2
80008346:	76 1b       	ld.w	r11,r11[0x4]
80008348:	6e 28       	ld.w	r8,r7[0x8]
8000834a:	c0 38       	rjmp	80008350 <__lshift+0x1c>
8000834c:	2f fb       	sub	r11,-1
8000834e:	a1 78       	lsl	r8,0x1
80008350:	10 36       	cp.w	r6,r8
80008352:	fe 99 ff fd 	brgt	8000834c <__lshift+0x18>
80008356:	08 9c       	mov	r12,r4
80008358:	cf ee       	rcall	80008154 <_Balloc>
8000835a:	30 09       	mov	r9,0
8000835c:	18 95       	mov	r5,r12
8000835e:	f8 c8 ff ec 	sub	r8,r12,-20
80008362:	12 9a       	mov	r10,r9
80008364:	c0 38       	rjmp	8000836a <__lshift+0x36>
80008366:	10 aa       	st.w	r8++,r10
80008368:	2f f9       	sub	r9,-1
8000836a:	04 39       	cp.w	r9,r2
8000836c:	cf d5       	brlt	80008366 <__lshift+0x32>
8000836e:	6e 4b       	ld.w	r11,r7[0x10]
80008370:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80008374:	2f bb       	sub	r11,-5
80008376:	ee c9 ff ec 	sub	r9,r7,-20
8000837a:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
8000837e:	58 03       	cp.w	r3,0
80008380:	c1 30       	breq	800083a6 <__lshift+0x72>
80008382:	e6 0c 11 20 	rsub	r12,r3,32
80008386:	30 0a       	mov	r10,0
80008388:	72 02       	ld.w	r2,r9[0x0]
8000838a:	e4 03 09 42 	lsl	r2,r2,r3
8000838e:	04 4a       	or	r10,r2
80008390:	10 aa       	st.w	r8++,r10
80008392:	13 0a       	ld.w	r10,r9++
80008394:	f4 0c 0a 4a 	lsr	r10,r10,r12
80008398:	16 39       	cp.w	r9,r11
8000839a:	cf 73       	brcs	80008388 <__lshift+0x54>
8000839c:	91 0a       	st.w	r8[0x0],r10
8000839e:	58 0a       	cp.w	r10,0
800083a0:	c0 70       	breq	800083ae <__lshift+0x7a>
800083a2:	2f f6       	sub	r6,-1
800083a4:	c0 58       	rjmp	800083ae <__lshift+0x7a>
800083a6:	13 0a       	ld.w	r10,r9++
800083a8:	10 aa       	st.w	r8++,r10
800083aa:	16 39       	cp.w	r9,r11
800083ac:	cf d3       	brcs	800083a6 <__lshift+0x72>
800083ae:	08 9c       	mov	r12,r4
800083b0:	20 16       	sub	r6,1
800083b2:	0e 9b       	mov	r11,r7
800083b4:	8b 46       	st.w	r5[0x10],r6
800083b6:	cb 5e       	rcall	80008120 <_Bfree>
800083b8:	0a 9c       	mov	r12,r5
800083ba:	d8 32       	popm	r0-r7,pc

800083bc <__multiply>:
800083bc:	d4 31       	pushm	r0-r7,lr
800083be:	20 2d       	sub	sp,8
800083c0:	76 49       	ld.w	r9,r11[0x10]
800083c2:	74 48       	ld.w	r8,r10[0x10]
800083c4:	16 96       	mov	r6,r11
800083c6:	14 95       	mov	r5,r10
800083c8:	10 39       	cp.w	r9,r8
800083ca:	ec 08 17 50 	movlt	r8,r6
800083ce:	ea 06 17 50 	movlt	r6,r5
800083d2:	f0 05 17 50 	movlt	r5,r8
800083d6:	6c 28       	ld.w	r8,r6[0x8]
800083d8:	76 43       	ld.w	r3,r11[0x10]
800083da:	74 42       	ld.w	r2,r10[0x10]
800083dc:	76 1b       	ld.w	r11,r11[0x4]
800083de:	e4 03 00 07 	add	r7,r2,r3
800083e2:	10 37       	cp.w	r7,r8
800083e4:	f7 bb 09 ff 	subgt	r11,-1
800083e8:	cb 6e       	rcall	80008154 <_Balloc>
800083ea:	ee c4 ff fb 	sub	r4,r7,-5
800083ee:	f8 c9 ff ec 	sub	r9,r12,-20
800083f2:	f8 04 00 24 	add	r4,r12,r4<<0x2
800083f6:	30 0a       	mov	r10,0
800083f8:	12 98       	mov	r8,r9
800083fa:	c0 28       	rjmp	800083fe <__multiply+0x42>
800083fc:	10 aa       	st.w	r8++,r10
800083fe:	08 38       	cp.w	r8,r4
80008400:	cf e3       	brcs	800083fc <__multiply+0x40>
80008402:	2f b3       	sub	r3,-5
80008404:	2f b2       	sub	r2,-5
80008406:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000840a:	ea 02 00 22 	add	r2,r5,r2<<0x2
8000840e:	ec cb ff ec 	sub	r11,r6,-20
80008412:	50 12       	stdsp	sp[0x4],r2
80008414:	ea ca ff ec 	sub	r10,r5,-20
80008418:	c4 48       	rjmp	800084a0 <__multiply+0xe4>
8000841a:	94 95       	ld.uh	r5,r10[0x2]
8000841c:	58 05       	cp.w	r5,0
8000841e:	c2 00       	breq	8000845e <__multiply+0xa2>
80008420:	12 98       	mov	r8,r9
80008422:	16 96       	mov	r6,r11
80008424:	30 0e       	mov	lr,0
80008426:	50 09       	stdsp	sp[0x0],r9
80008428:	0d 02       	ld.w	r2,r6++
8000842a:	e4 00 16 10 	lsr	r0,r2,0x10
8000842e:	70 01       	ld.w	r1,r8[0x0]
80008430:	70 09       	ld.w	r9,r8[0x0]
80008432:	b1 81       	lsr	r1,0x10
80008434:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80008438:	e0 05 03 41 	mac	r1,r0,r5
8000843c:	ab 32       	mul	r2,r5
8000843e:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80008442:	00 02       	add	r2,r0
80008444:	e4 0e 00 0e 	add	lr,r2,lr
80008448:	b0 1e       	st.h	r8[0x2],lr
8000844a:	b1 8e       	lsr	lr,0x10
8000844c:	1c 01       	add	r1,lr
8000844e:	b0 01       	st.h	r8[0x0],r1
80008450:	e2 0e 16 10 	lsr	lr,r1,0x10
80008454:	2f c8       	sub	r8,-4
80008456:	06 36       	cp.w	r6,r3
80008458:	ce 83       	brcs	80008428 <__multiply+0x6c>
8000845a:	40 09       	lddsp	r9,sp[0x0]
8000845c:	91 0e       	st.w	r8[0x0],lr
8000845e:	94 86       	ld.uh	r6,r10[0x0]
80008460:	58 06       	cp.w	r6,0
80008462:	c1 d0       	breq	8000849c <__multiply+0xe0>
80008464:	72 02       	ld.w	r2,r9[0x0]
80008466:	12 98       	mov	r8,r9
80008468:	16 9e       	mov	lr,r11
8000846a:	30 05       	mov	r5,0
8000846c:	b0 12       	st.h	r8[0x2],r2
8000846e:	1d 01       	ld.w	r1,lr++
80008470:	90 82       	ld.uh	r2,r8[0x0]
80008472:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80008476:	ad 30       	mul	r0,r6
80008478:	e0 02 00 02 	add	r2,r0,r2
8000847c:	e4 05 00 05 	add	r5,r2,r5
80008480:	b0 05       	st.h	r8[0x0],r5
80008482:	b1 85       	lsr	r5,0x10
80008484:	b1 81       	lsr	r1,0x10
80008486:	2f c8       	sub	r8,-4
80008488:	ad 31       	mul	r1,r6
8000848a:	90 92       	ld.uh	r2,r8[0x2]
8000848c:	e2 02 00 02 	add	r2,r1,r2
80008490:	0a 02       	add	r2,r5
80008492:	e4 05 16 10 	lsr	r5,r2,0x10
80008496:	06 3e       	cp.w	lr,r3
80008498:	ce a3       	brcs	8000846c <__multiply+0xb0>
8000849a:	91 02       	st.w	r8[0x0],r2
8000849c:	2f ca       	sub	r10,-4
8000849e:	2f c9       	sub	r9,-4
800084a0:	40 18       	lddsp	r8,sp[0x4]
800084a2:	10 3a       	cp.w	r10,r8
800084a4:	cb b3       	brcs	8000841a <__multiply+0x5e>
800084a6:	c0 28       	rjmp	800084aa <__multiply+0xee>
800084a8:	20 17       	sub	r7,1
800084aa:	58 07       	cp.w	r7,0
800084ac:	e0 8a 00 05 	brle	800084b6 <__multiply+0xfa>
800084b0:	09 48       	ld.w	r8,--r4
800084b2:	58 08       	cp.w	r8,0
800084b4:	cf a0       	breq	800084a8 <__multiply+0xec>
800084b6:	99 47       	st.w	r12[0x10],r7
800084b8:	2f ed       	sub	sp,-8
800084ba:	d8 32       	popm	r0-r7,pc

800084bc <__i2b>:
800084bc:	d4 21       	pushm	r4-r7,lr
800084be:	16 97       	mov	r7,r11
800084c0:	30 1b       	mov	r11,1
800084c2:	c4 9e       	rcall	80008154 <_Balloc>
800084c4:	30 19       	mov	r9,1
800084c6:	99 57       	st.w	r12[0x14],r7
800084c8:	99 49       	st.w	r12[0x10],r9
800084ca:	d8 22       	popm	r4-r7,pc

800084cc <__multadd>:
800084cc:	d4 31       	pushm	r0-r7,lr
800084ce:	30 08       	mov	r8,0
800084d0:	12 95       	mov	r5,r9
800084d2:	16 97       	mov	r7,r11
800084d4:	18 96       	mov	r6,r12
800084d6:	76 44       	ld.w	r4,r11[0x10]
800084d8:	f6 c9 ff ec 	sub	r9,r11,-20
800084dc:	72 0b       	ld.w	r11,r9[0x0]
800084de:	f6 0c 16 10 	lsr	r12,r11,0x10
800084e2:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800084e6:	f4 0c 02 4c 	mul	r12,r10,r12
800084ea:	f4 0b 03 45 	mac	r5,r10,r11
800084ee:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
800084f2:	b1 85       	lsr	r5,0x10
800084f4:	18 05       	add	r5,r12
800084f6:	ea 0c 15 10 	lsl	r12,r5,0x10
800084fa:	f8 0b 00 0b 	add	r11,r12,r11
800084fe:	12 ab       	st.w	r9++,r11
80008500:	2f f8       	sub	r8,-1
80008502:	b1 85       	lsr	r5,0x10
80008504:	08 38       	cp.w	r8,r4
80008506:	ce b5       	brlt	800084dc <__multadd+0x10>
80008508:	58 05       	cp.w	r5,0
8000850a:	c1 c0       	breq	80008542 <__multadd+0x76>
8000850c:	6e 28       	ld.w	r8,r7[0x8]
8000850e:	10 34       	cp.w	r4,r8
80008510:	c1 35       	brlt	80008536 <__multadd+0x6a>
80008512:	6e 1b       	ld.w	r11,r7[0x4]
80008514:	0c 9c       	mov	r12,r6
80008516:	2f fb       	sub	r11,-1
80008518:	c1 ee       	rcall	80008154 <_Balloc>
8000851a:	6e 4a       	ld.w	r10,r7[0x10]
8000851c:	ee cb ff f4 	sub	r11,r7,-12
80008520:	18 93       	mov	r3,r12
80008522:	2f ea       	sub	r10,-2
80008524:	2f 4c       	sub	r12,-12
80008526:	a3 6a       	lsl	r10,0x2
80008528:	fe b0 de 3d 	rcall	800041a2 <memcpy>
8000852c:	0e 9b       	mov	r11,r7
8000852e:	0c 9c       	mov	r12,r6
80008530:	fe b0 fd f8 	rcall	80008120 <_Bfree>
80008534:	06 97       	mov	r7,r3
80008536:	e8 c8 ff ff 	sub	r8,r4,-1
8000853a:	2f b4       	sub	r4,-5
8000853c:	8f 48       	st.w	r7[0x10],r8
8000853e:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
80008542:	0e 9c       	mov	r12,r7
80008544:	d8 32       	popm	r0-r7,pc
80008546:	d7 03       	nop

80008548 <__pow5mult>:
80008548:	d4 31       	pushm	r0-r7,lr
8000854a:	14 96       	mov	r6,r10
8000854c:	18 97       	mov	r7,r12
8000854e:	16 94       	mov	r4,r11
80008550:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
80008554:	c0 90       	breq	80008566 <__pow5mult+0x1e>
80008556:	20 18       	sub	r8,1
80008558:	fe c9 e2 f4 	sub	r9,pc,-7436
8000855c:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80008560:	30 09       	mov	r9,0
80008562:	cb 5f       	rcall	800084cc <__multadd>
80008564:	18 94       	mov	r4,r12
80008566:	a3 46       	asr	r6,0x2
80008568:	c3 40       	breq	800085d0 <__pow5mult+0x88>
8000856a:	6e 95       	ld.w	r5,r7[0x24]
8000856c:	58 05       	cp.w	r5,0
8000856e:	c0 91       	brne	80008580 <__pow5mult+0x38>
80008570:	31 0c       	mov	r12,16
80008572:	fe b0 fa fb 	rcall	80007b68 <malloc>
80008576:	99 35       	st.w	r12[0xc],r5
80008578:	8f 9c       	st.w	r7[0x24],r12
8000857a:	99 15       	st.w	r12[0x4],r5
8000857c:	99 25       	st.w	r12[0x8],r5
8000857e:	99 05       	st.w	r12[0x0],r5
80008580:	6e 93       	ld.w	r3,r7[0x24]
80008582:	66 25       	ld.w	r5,r3[0x8]
80008584:	58 05       	cp.w	r5,0
80008586:	c0 c1       	brne	8000859e <__pow5mult+0x56>
80008588:	e0 6b 02 71 	mov	r11,625
8000858c:	0e 9c       	mov	r12,r7
8000858e:	c9 7f       	rcall	800084bc <__i2b>
80008590:	87 2c       	st.w	r3[0x8],r12
80008592:	30 08       	mov	r8,0
80008594:	18 95       	mov	r5,r12
80008596:	99 08       	st.w	r12[0x0],r8
80008598:	c0 38       	rjmp	8000859e <__pow5mult+0x56>
8000859a:	06 9c       	mov	r12,r3
8000859c:	18 95       	mov	r5,r12
8000859e:	ed b6 00 00 	bld	r6,0x0
800085a2:	c0 b1       	brne	800085b8 <__pow5mult+0x70>
800085a4:	08 9b       	mov	r11,r4
800085a6:	0a 9a       	mov	r10,r5
800085a8:	0e 9c       	mov	r12,r7
800085aa:	c0 9f       	rcall	800083bc <__multiply>
800085ac:	08 9b       	mov	r11,r4
800085ae:	18 93       	mov	r3,r12
800085b0:	0e 9c       	mov	r12,r7
800085b2:	06 94       	mov	r4,r3
800085b4:	fe b0 fd b6 	rcall	80008120 <_Bfree>
800085b8:	a1 56       	asr	r6,0x1
800085ba:	c0 b0       	breq	800085d0 <__pow5mult+0x88>
800085bc:	6a 03       	ld.w	r3,r5[0x0]
800085be:	58 03       	cp.w	r3,0
800085c0:	ce d1       	brne	8000859a <__pow5mult+0x52>
800085c2:	0a 9a       	mov	r10,r5
800085c4:	0a 9b       	mov	r11,r5
800085c6:	0e 9c       	mov	r12,r7
800085c8:	cf ae       	rcall	800083bc <__multiply>
800085ca:	8b 0c       	st.w	r5[0x0],r12
800085cc:	99 03       	st.w	r12[0x0],r3
800085ce:	ce 7b       	rjmp	8000859c <__pow5mult+0x54>
800085d0:	08 9c       	mov	r12,r4
800085d2:	d8 32       	popm	r0-r7,pc

800085d4 <_realloc_r>:
800085d4:	d4 31       	pushm	r0-r7,lr
800085d6:	20 1d       	sub	sp,4
800085d8:	16 94       	mov	r4,r11
800085da:	18 92       	mov	r2,r12
800085dc:	14 9b       	mov	r11,r10
800085de:	58 04       	cp.w	r4,0
800085e0:	c0 51       	brne	800085ea <_realloc_r+0x16>
800085e2:	fe b0 fa cb 	rcall	80007b78 <_malloc_r>
800085e6:	18 95       	mov	r5,r12
800085e8:	c5 39       	rjmp	8000888e <_realloc_r+0x2ba>
800085ea:	50 0a       	stdsp	sp[0x0],r10
800085ec:	fe b0 fd 08 	rcall	80007ffc <__malloc_lock>
800085f0:	40 0b       	lddsp	r11,sp[0x0]
800085f2:	f6 c8 ff f5 	sub	r8,r11,-11
800085f6:	e8 c1 00 08 	sub	r1,r4,8
800085fa:	10 96       	mov	r6,r8
800085fc:	62 1c       	ld.w	r12,r1[0x4]
800085fe:	e0 16 ff f8 	andl	r6,0xfff8
80008602:	59 68       	cp.w	r8,22
80008604:	f9 b6 08 10 	movls	r6,16
80008608:	16 36       	cp.w	r6,r11
8000860a:	5f 38       	srlo	r8
8000860c:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80008610:	c0 50       	breq	8000861a <_realloc_r+0x46>
80008612:	30 c8       	mov	r8,12
80008614:	30 05       	mov	r5,0
80008616:	85 38       	st.w	r2[0xc],r8
80008618:	c3 b9       	rjmp	8000888e <_realloc_r+0x2ba>
8000861a:	18 90       	mov	r0,r12
8000861c:	e0 10 ff fc 	andl	r0,0xfffc
80008620:	0c 30       	cp.w	r0,r6
80008622:	e0 84 01 0b 	brge	80008838 <_realloc_r+0x264>
80008626:	e0 68 01 1c 	mov	r8,284
8000862a:	e2 00 00 09 	add	r9,r1,r0
8000862e:	70 25       	ld.w	r5,r8[0x8]
80008630:	0a 39       	cp.w	r9,r5
80008632:	c0 90       	breq	80008644 <_realloc_r+0x70>
80008634:	72 1a       	ld.w	r10,r9[0x4]
80008636:	a1 ca       	cbr	r10,0x0
80008638:	f2 0a 00 0a 	add	r10,r9,r10
8000863c:	74 1a       	ld.w	r10,r10[0x4]
8000863e:	ed ba 00 00 	bld	r10,0x0
80008642:	c2 20       	breq	80008686 <_realloc_r+0xb2>
80008644:	72 1a       	ld.w	r10,r9[0x4]
80008646:	e0 1a ff fc 	andl	r10,0xfffc
8000864a:	f4 00 00 03 	add	r3,r10,r0
8000864e:	0a 39       	cp.w	r9,r5
80008650:	c1 31       	brne	80008676 <_realloc_r+0xa2>
80008652:	ec c7 ff f0 	sub	r7,r6,-16
80008656:	0e 33       	cp.w	r3,r7
80008658:	c1 95       	brlt	8000868a <_realloc_r+0xb6>
8000865a:	e2 06 00 09 	add	r9,r1,r6
8000865e:	0c 13       	sub	r3,r6
80008660:	a1 a3       	sbr	r3,0x0
80008662:	93 13       	st.w	r9[0x4],r3
80008664:	91 29       	st.w	r8[0x8],r9
80008666:	04 9c       	mov	r12,r2
80008668:	62 18       	ld.w	r8,r1[0x4]
8000866a:	08 95       	mov	r5,r4
8000866c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008670:	10 46       	or	r6,r8
80008672:	83 16       	st.w	r1[0x4],r6
80008674:	c0 b9       	rjmp	8000888a <_realloc_r+0x2b6>
80008676:	0c 33       	cp.w	r3,r6
80008678:	c0 95       	brlt	8000868a <_realloc_r+0xb6>
8000867a:	72 28       	ld.w	r8,r9[0x8]
8000867c:	02 97       	mov	r7,r1
8000867e:	72 39       	ld.w	r9,r9[0xc]
80008680:	93 28       	st.w	r9[0x8],r8
80008682:	91 39       	st.w	r8[0xc],r9
80008684:	cd c8       	rjmp	8000883c <_realloc_r+0x268>
80008686:	30 0a       	mov	r10,0
80008688:	14 99       	mov	r9,r10
8000868a:	ed bc 00 00 	bld	r12,0x0
8000868e:	e0 80 00 95 	breq	800087b8 <_realloc_r+0x1e4>
80008692:	62 07       	ld.w	r7,r1[0x0]
80008694:	e2 07 01 07 	sub	r7,r1,r7
80008698:	6e 1c       	ld.w	r12,r7[0x4]
8000869a:	e0 1c ff fc 	andl	r12,0xfffc
8000869e:	58 09       	cp.w	r9,0
800086a0:	c5 60       	breq	8000874c <_realloc_r+0x178>
800086a2:	f8 00 00 03 	add	r3,r12,r0
800086a6:	0a 39       	cp.w	r9,r5
800086a8:	c4 81       	brne	80008738 <_realloc_r+0x164>
800086aa:	14 03       	add	r3,r10
800086ac:	ec c9 ff f0 	sub	r9,r6,-16
800086b0:	12 33       	cp.w	r3,r9
800086b2:	c4 d5       	brlt	8000874c <_realloc_r+0x178>
800086b4:	6e 3a       	ld.w	r10,r7[0xc]
800086b6:	6e 29       	ld.w	r9,r7[0x8]
800086b8:	95 29       	st.w	r10[0x8],r9
800086ba:	93 3a       	st.w	r9[0xc],r10
800086bc:	ee c5 ff f8 	sub	r5,r7,-8
800086c0:	e0 ca 00 04 	sub	r10,r0,4
800086c4:	e0 4a 00 24 	cp.w	r10,36
800086c8:	e0 8b 00 25 	brhi	80008712 <_realloc_r+0x13e>
800086cc:	0a 99       	mov	r9,r5
800086ce:	59 3a       	cp.w	r10,19
800086d0:	e0 88 00 1a 	brls	80008704 <_realloc_r+0x130>
800086d4:	09 09       	ld.w	r9,r4++
800086d6:	8b 09       	st.w	r5[0x0],r9
800086d8:	09 09       	ld.w	r9,r4++
800086da:	8f 39       	st.w	r7[0xc],r9
800086dc:	ee c9 ff f0 	sub	r9,r7,-16
800086e0:	59 ba       	cp.w	r10,27
800086e2:	e0 88 00 11 	brls	80008704 <_realloc_r+0x130>
800086e6:	09 0b       	ld.w	r11,r4++
800086e8:	93 0b       	st.w	r9[0x0],r11
800086ea:	09 09       	ld.w	r9,r4++
800086ec:	8f 59       	st.w	r7[0x14],r9
800086ee:	ee c9 ff e8 	sub	r9,r7,-24
800086f2:	e0 4a 00 24 	cp.w	r10,36
800086f6:	c0 71       	brne	80008704 <_realloc_r+0x130>
800086f8:	09 0a       	ld.w	r10,r4++
800086fa:	93 0a       	st.w	r9[0x0],r10
800086fc:	ee c9 ff e0 	sub	r9,r7,-32
80008700:	09 0a       	ld.w	r10,r4++
80008702:	8f 7a       	st.w	r7[0x1c],r10
80008704:	09 0a       	ld.w	r10,r4++
80008706:	12 aa       	st.w	r9++,r10
80008708:	68 0a       	ld.w	r10,r4[0x0]
8000870a:	93 0a       	st.w	r9[0x0],r10
8000870c:	68 1a       	ld.w	r10,r4[0x4]
8000870e:	93 1a       	st.w	r9[0x4],r10
80008710:	c0 78       	rjmp	8000871e <_realloc_r+0x14a>
80008712:	50 08       	stdsp	sp[0x0],r8
80008714:	08 9b       	mov	r11,r4
80008716:	0a 9c       	mov	r12,r5
80008718:	fe b0 fc 53 	rcall	80007fbe <memmove>
8000871c:	40 08       	lddsp	r8,sp[0x0]
8000871e:	ee 06 00 09 	add	r9,r7,r6
80008722:	0c 13       	sub	r3,r6
80008724:	a1 a3       	sbr	r3,0x0
80008726:	93 13       	st.w	r9[0x4],r3
80008728:	91 29       	st.w	r8[0x8],r9
8000872a:	04 9c       	mov	r12,r2
8000872c:	6e 18       	ld.w	r8,r7[0x4]
8000872e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008732:	10 46       	or	r6,r8
80008734:	8f 16       	st.w	r7[0x4],r6
80008736:	ca a8       	rjmp	8000888a <_realloc_r+0x2b6>
80008738:	14 03       	add	r3,r10
8000873a:	0c 33       	cp.w	r3,r6
8000873c:	c0 85       	brlt	8000874c <_realloc_r+0x178>
8000873e:	72 28       	ld.w	r8,r9[0x8]
80008740:	72 39       	ld.w	r9,r9[0xc]
80008742:	93 28       	st.w	r9[0x8],r8
80008744:	91 39       	st.w	r8[0xc],r9
80008746:	6e 28       	ld.w	r8,r7[0x8]
80008748:	6e 39       	ld.w	r9,r7[0xc]
8000874a:	c0 78       	rjmp	80008758 <_realloc_r+0x184>
8000874c:	f8 00 00 03 	add	r3,r12,r0
80008750:	0c 33       	cp.w	r3,r6
80008752:	c3 35       	brlt	800087b8 <_realloc_r+0x1e4>
80008754:	6e 39       	ld.w	r9,r7[0xc]
80008756:	6e 28       	ld.w	r8,r7[0x8]
80008758:	93 28       	st.w	r9[0x8],r8
8000875a:	91 39       	st.w	r8[0xc],r9
8000875c:	e0 ca 00 04 	sub	r10,r0,4
80008760:	ee cc ff f8 	sub	r12,r7,-8
80008764:	e0 4a 00 24 	cp.w	r10,36
80008768:	e0 8b 00 24 	brhi	800087b0 <_realloc_r+0x1dc>
8000876c:	59 3a       	cp.w	r10,19
8000876e:	e0 88 00 1a 	brls	800087a2 <_realloc_r+0x1ce>
80008772:	09 08       	ld.w	r8,r4++
80008774:	99 08       	st.w	r12[0x0],r8
80008776:	09 08       	ld.w	r8,r4++
80008778:	8f 38       	st.w	r7[0xc],r8
8000877a:	ee cc ff f0 	sub	r12,r7,-16
8000877e:	59 ba       	cp.w	r10,27
80008780:	e0 88 00 11 	brls	800087a2 <_realloc_r+0x1ce>
80008784:	09 08       	ld.w	r8,r4++
80008786:	99 08       	st.w	r12[0x0],r8
80008788:	09 08       	ld.w	r8,r4++
8000878a:	8f 58       	st.w	r7[0x14],r8
8000878c:	ee cc ff e8 	sub	r12,r7,-24
80008790:	e0 4a 00 24 	cp.w	r10,36
80008794:	c0 71       	brne	800087a2 <_realloc_r+0x1ce>
80008796:	09 08       	ld.w	r8,r4++
80008798:	99 08       	st.w	r12[0x0],r8
8000879a:	ee cc ff e0 	sub	r12,r7,-32
8000879e:	09 08       	ld.w	r8,r4++
800087a0:	8f 78       	st.w	r7[0x1c],r8
800087a2:	09 08       	ld.w	r8,r4++
800087a4:	18 a8       	st.w	r12++,r8
800087a6:	68 08       	ld.w	r8,r4[0x0]
800087a8:	99 08       	st.w	r12[0x0],r8
800087aa:	68 18       	ld.w	r8,r4[0x4]
800087ac:	99 18       	st.w	r12[0x4],r8
800087ae:	c4 78       	rjmp	8000883c <_realloc_r+0x268>
800087b0:	08 9b       	mov	r11,r4
800087b2:	fe b0 fc 06 	rcall	80007fbe <memmove>
800087b6:	c4 38       	rjmp	8000883c <_realloc_r+0x268>
800087b8:	04 9c       	mov	r12,r2
800087ba:	fe b0 f9 df 	rcall	80007b78 <_malloc_r>
800087be:	18 95       	mov	r5,r12
800087c0:	c3 a0       	breq	80008834 <_realloc_r+0x260>
800087c2:	62 18       	ld.w	r8,r1[0x4]
800087c4:	f8 c9 00 08 	sub	r9,r12,8
800087c8:	a1 c8       	cbr	r8,0x0
800087ca:	e2 08 00 08 	add	r8,r1,r8
800087ce:	10 39       	cp.w	r9,r8
800087d0:	c0 71       	brne	800087de <_realloc_r+0x20a>
800087d2:	72 13       	ld.w	r3,r9[0x4]
800087d4:	02 97       	mov	r7,r1
800087d6:	e0 13 ff fc 	andl	r3,0xfffc
800087da:	00 03       	add	r3,r0
800087dc:	c3 08       	rjmp	8000883c <_realloc_r+0x268>
800087de:	e0 ca 00 04 	sub	r10,r0,4
800087e2:	e0 4a 00 24 	cp.w	r10,36
800087e6:	e0 8b 00 20 	brhi	80008826 <_realloc_r+0x252>
800087ea:	08 99       	mov	r9,r4
800087ec:	18 98       	mov	r8,r12
800087ee:	59 3a       	cp.w	r10,19
800087f0:	e0 88 00 14 	brls	80008818 <_realloc_r+0x244>
800087f4:	13 0b       	ld.w	r11,r9++
800087f6:	10 ab       	st.w	r8++,r11
800087f8:	13 0b       	ld.w	r11,r9++
800087fa:	10 ab       	st.w	r8++,r11
800087fc:	59 ba       	cp.w	r10,27
800087fe:	e0 88 00 0d 	brls	80008818 <_realloc_r+0x244>
80008802:	13 0b       	ld.w	r11,r9++
80008804:	10 ab       	st.w	r8++,r11
80008806:	13 0b       	ld.w	r11,r9++
80008808:	10 ab       	st.w	r8++,r11
8000880a:	e0 4a 00 24 	cp.w	r10,36
8000880e:	c0 51       	brne	80008818 <_realloc_r+0x244>
80008810:	13 0a       	ld.w	r10,r9++
80008812:	10 aa       	st.w	r8++,r10
80008814:	13 0a       	ld.w	r10,r9++
80008816:	10 aa       	st.w	r8++,r10
80008818:	13 0a       	ld.w	r10,r9++
8000881a:	10 aa       	st.w	r8++,r10
8000881c:	72 0a       	ld.w	r10,r9[0x0]
8000881e:	91 0a       	st.w	r8[0x0],r10
80008820:	72 19       	ld.w	r9,r9[0x4]
80008822:	91 19       	st.w	r8[0x4],r9
80008824:	c0 48       	rjmp	8000882c <_realloc_r+0x258>
80008826:	08 9b       	mov	r11,r4
80008828:	fe b0 fb cb 	rcall	80007fbe <memmove>
8000882c:	08 9b       	mov	r11,r4
8000882e:	04 9c       	mov	r12,r2
80008830:	fe b0 f6 fe 	rcall	8000762c <_free_r>
80008834:	04 9c       	mov	r12,r2
80008836:	c2 a8       	rjmp	8000888a <_realloc_r+0x2b6>
80008838:	00 93       	mov	r3,r0
8000883a:	02 97       	mov	r7,r1
8000883c:	e6 06 01 09 	sub	r9,r3,r6
80008840:	6e 18       	ld.w	r8,r7[0x4]
80008842:	58 f9       	cp.w	r9,15
80008844:	e0 88 00 16 	brls	80008870 <_realloc_r+0x29c>
80008848:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000884c:	ed e8 10 08 	or	r8,r6,r8
80008850:	8f 18       	st.w	r7[0x4],r8
80008852:	12 98       	mov	r8,r9
80008854:	a1 a8       	sbr	r8,0x0
80008856:	ee 06 00 0b 	add	r11,r7,r6
8000885a:	f6 09 00 09 	add	r9,r11,r9
8000885e:	97 18       	st.w	r11[0x4],r8
80008860:	72 18       	ld.w	r8,r9[0x4]
80008862:	a1 a8       	sbr	r8,0x0
80008864:	2f 8b       	sub	r11,-8
80008866:	93 18       	st.w	r9[0x4],r8
80008868:	04 9c       	mov	r12,r2
8000886a:	fe b0 f6 e1 	rcall	8000762c <_free_r>
8000886e:	c0 b8       	rjmp	80008884 <_realloc_r+0x2b0>
80008870:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008874:	e7 e8 10 08 	or	r8,r3,r8
80008878:	8f 18       	st.w	r7[0x4],r8
8000887a:	ee 03 00 03 	add	r3,r7,r3
8000887e:	66 18       	ld.w	r8,r3[0x4]
80008880:	a1 a8       	sbr	r8,0x0
80008882:	87 18       	st.w	r3[0x4],r8
80008884:	04 9c       	mov	r12,r2
80008886:	ee c5 ff f8 	sub	r5,r7,-8
8000888a:	fe b0 fb ba 	rcall	80007ffe <__malloc_unlock>
8000888e:	0a 9c       	mov	r12,r5
80008890:	2f fd       	sub	sp,-4
80008892:	d8 32       	popm	r0-r7,pc

80008894 <__isinfd>:
80008894:	14 98       	mov	r8,r10
80008896:	fc 19 7f f0 	movh	r9,0x7ff0
8000889a:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000889e:	f0 0b 11 00 	rsub	r11,r8,0
800088a2:	f7 e8 10 08 	or	r8,r11,r8
800088a6:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
800088aa:	f2 08 01 08 	sub	r8,r9,r8
800088ae:	f0 0c 11 00 	rsub	r12,r8,0
800088b2:	f9 e8 10 08 	or	r8,r12,r8
800088b6:	f0 0c 14 1f 	asr	r12,r8,0x1f
800088ba:	2f fc       	sub	r12,-1
800088bc:	5e fc       	retal	r12

800088be <__isnand>:
800088be:	14 98       	mov	r8,r10
800088c0:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
800088c4:	f0 0c 11 00 	rsub	r12,r8,0
800088c8:	10 4c       	or	r12,r8
800088ca:	fc 18 7f f0 	movh	r8,0x7ff0
800088ce:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
800088d2:	f0 0c 01 0c 	sub	r12,r8,r12
800088d6:	bf 9c       	lsr	r12,0x1f
800088d8:	5e fc       	retal	r12
800088da:	d7 03       	nop

800088dc <_sbrk_r>:
800088dc:	d4 21       	pushm	r4-r7,lr
800088de:	30 08       	mov	r8,0
800088e0:	18 97       	mov	r7,r12
800088e2:	e0 66 08 18 	mov	r6,2072
800088e6:	16 9c       	mov	r12,r11
800088e8:	8d 08       	st.w	r6[0x0],r8
800088ea:	ca fc       	rcall	80008a48 <_sbrk>
800088ec:	5b fc       	cp.w	r12,-1
800088ee:	c0 51       	brne	800088f8 <_sbrk_r+0x1c>
800088f0:	6c 08       	ld.w	r8,r6[0x0]
800088f2:	58 08       	cp.w	r8,0
800088f4:	ef f8 1a 03 	st.wne	r7[0xc],r8
800088f8:	d8 22       	popm	r4-r7,pc
800088fa:	d7 03       	nop

800088fc <__sclose>:
800088fc:	d4 01       	pushm	lr
800088fe:	96 7b       	ld.sh	r11,r11[0xe]
80008900:	cf ec       	rcall	80008afc <_close_r>
80008902:	d8 02       	popm	pc

80008904 <__sseek>:
80008904:	d4 21       	pushm	r4-r7,lr
80008906:	16 97       	mov	r7,r11
80008908:	96 7b       	ld.sh	r11,r11[0xe]
8000890a:	c8 5d       	rcall	80008c14 <_lseek_r>
8000890c:	8e 68       	ld.sh	r8,r7[0xc]
8000890e:	10 99       	mov	r9,r8
80008910:	ad c8       	cbr	r8,0xc
80008912:	ad a9       	sbr	r9,0xc
80008914:	5b fc       	cp.w	r12,-1
80008916:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000891a:	ef f9 1c 06 	st.hne	r7[0xc],r9
8000891e:	ef fc 1a 15 	st.wne	r7[0x54],r12
80008922:	d8 22       	popm	r4-r7,pc

80008924 <__swrite>:
80008924:	d4 21       	pushm	r4-r7,lr
80008926:	96 68       	ld.sh	r8,r11[0xc]
80008928:	16 97       	mov	r7,r11
8000892a:	14 95       	mov	r5,r10
8000892c:	12 94       	mov	r4,r9
8000892e:	e2 18 01 00 	andl	r8,0x100,COH
80008932:	18 96       	mov	r6,r12
80008934:	c0 50       	breq	8000893e <__swrite+0x1a>
80008936:	30 29       	mov	r9,2
80008938:	30 0a       	mov	r10,0
8000893a:	96 7b       	ld.sh	r11,r11[0xe]
8000893c:	c6 cd       	rcall	80008c14 <_lseek_r>
8000893e:	8e 68       	ld.sh	r8,r7[0xc]
80008940:	ad c8       	cbr	r8,0xc
80008942:	08 99       	mov	r9,r4
80008944:	0a 9a       	mov	r10,r5
80008946:	8e 7b       	ld.sh	r11,r7[0xe]
80008948:	0c 9c       	mov	r12,r6
8000894a:	ae 68       	st.h	r7[0xc],r8
8000894c:	c9 ac       	rcall	80008a80 <_write_r>
8000894e:	d8 22       	popm	r4-r7,pc

80008950 <__sread>:
80008950:	d4 21       	pushm	r4-r7,lr
80008952:	16 97       	mov	r7,r11
80008954:	96 7b       	ld.sh	r11,r11[0xe]
80008956:	c7 1d       	rcall	80008c38 <_read_r>
80008958:	c0 65       	brlt	80008964 <__sread+0x14>
8000895a:	6f 58       	ld.w	r8,r7[0x54]
8000895c:	18 08       	add	r8,r12
8000895e:	ef 48 00 54 	st.w	r7[84],r8
80008962:	d8 22       	popm	r4-r7,pc
80008964:	8e 68       	ld.sh	r8,r7[0xc]
80008966:	ad c8       	cbr	r8,0xc
80008968:	ae 68       	st.h	r7[0xc],r8
8000896a:	d8 22       	popm	r4-r7,pc

8000896c <strlen>:
8000896c:	30 09       	mov	r9,0
8000896e:	18 98       	mov	r8,r12
80008970:	c0 28       	rjmp	80008974 <strlen+0x8>
80008972:	2f f8       	sub	r8,-1
80008974:	11 8a       	ld.ub	r10,r8[0x0]
80008976:	f2 0a 18 00 	cp.b	r10,r9
8000897a:	cf c1       	brne	80008972 <strlen+0x6>
8000897c:	f0 0c 01 0c 	sub	r12,r8,r12
80008980:	5e fc       	retal	r12
80008982:	d7 03       	nop

80008984 <_close>:
80008984:	30 28       	mov	r8,2
80008986:	d6 73       	breakpoint
80008988:	3f fc       	mov	r12,-1
8000898a:	35 8b       	mov	r11,88
8000898c:	58 0c       	cp.w	r12,0
8000898e:	5e 4c       	retge	r12
80008990:	e0 6a 08 18 	mov	r10,2072
80008994:	95 0b       	st.w	r10[0x0],r11
80008996:	5e fc       	retal	r12

80008998 <_lseek>:
80008998:	30 58       	mov	r8,5
8000899a:	d6 73       	breakpoint
8000899c:	3f fc       	mov	r12,-1
8000899e:	35 8b       	mov	r11,88
800089a0:	58 0c       	cp.w	r12,0
800089a2:	5e 4c       	retge	r12
800089a4:	e0 6a 08 18 	mov	r10,2072
800089a8:	95 0b       	st.w	r10[0x0],r11
800089aa:	5e fc       	retal	r12

800089ac <_read>:
800089ac:	30 38       	mov	r8,3
800089ae:	d6 73       	breakpoint
800089b0:	3f fc       	mov	r12,-1
800089b2:	35 8b       	mov	r11,88
800089b4:	58 0c       	cp.w	r12,0
800089b6:	5e 4c       	retge	r12
800089b8:	e0 6a 08 18 	mov	r10,2072
800089bc:	95 0b       	st.w	r10[0x0],r11
800089be:	5e fc       	retal	r12

800089c0 <_write>:
800089c0:	30 48       	mov	r8,4
800089c2:	d6 73       	breakpoint
800089c4:	3f fc       	mov	r12,-1
800089c6:	35 8b       	mov	r11,88
800089c8:	58 0c       	cp.w	r12,0
800089ca:	5e 4c       	retge	r12
800089cc:	e0 6a 08 18 	mov	r10,2072
800089d0:	95 0b       	st.w	r10[0x0],r11
800089d2:	5e fc       	retal	r12

800089d4 <isatty>:
800089d4:	30 b8       	mov	r8,11
800089d6:	d6 73       	breakpoint
800089d8:	3f fc       	mov	r12,-1
800089da:	35 8b       	mov	r11,88
800089dc:	58 0c       	cp.w	r12,0
800089de:	5e 4c       	retge	r12
800089e0:	e0 6a 08 18 	mov	r10,2072
800089e4:	95 0b       	st.w	r10[0x0],r11
800089e6:	5e fc       	retal	r12

800089e8 <_fstat_host>:
800089e8:	30 98       	mov	r8,9
800089ea:	d6 73       	breakpoint
800089ec:	3f fc       	mov	r12,-1
800089ee:	35 8b       	mov	r11,88
800089f0:	58 0c       	cp.w	r12,0
800089f2:	5e 4c       	retge	r12
800089f4:	e0 6a 08 18 	mov	r10,2072
800089f8:	95 0b       	st.w	r10[0x0],r11
800089fa:	5e fc       	retal	r12

800089fc <_fstat>:
800089fc:	d4 21       	pushm	r4-r7,lr
800089fe:	21 0d       	sub	sp,64
80008a00:	16 97       	mov	r7,r11
80008a02:	1a 9b       	mov	r11,sp
80008a04:	cf 2f       	rcall	800089e8 <_fstat_host>
80008a06:	c0 34       	brge	80008a0c <_fstat+0x10>
80008a08:	3f fc       	mov	r12,-1
80008a0a:	c1 c8       	rjmp	80008a42 <_fstat+0x46>
80008a0c:	40 08       	lddsp	r8,sp[0x0]
80008a0e:	ae 08       	st.h	r7[0x0],r8
80008a10:	40 18       	lddsp	r8,sp[0x4]
80008a12:	ae 18       	st.h	r7[0x2],r8
80008a14:	40 28       	lddsp	r8,sp[0x8]
80008a16:	8f 18       	st.w	r7[0x4],r8
80008a18:	40 38       	lddsp	r8,sp[0xc]
80008a1a:	ae 48       	st.h	r7[0x8],r8
80008a1c:	40 48       	lddsp	r8,sp[0x10]
80008a1e:	ae 58       	st.h	r7[0xa],r8
80008a20:	40 58       	lddsp	r8,sp[0x14]
80008a22:	ae 68       	st.h	r7[0xc],r8
80008a24:	40 68       	lddsp	r8,sp[0x18]
80008a26:	ae 78       	st.h	r7[0xe],r8
80008a28:	40 88       	lddsp	r8,sp[0x20]
80008a2a:	8f 48       	st.w	r7[0x10],r8
80008a2c:	40 a8       	lddsp	r8,sp[0x28]
80008a2e:	8f b8       	st.w	r7[0x2c],r8
80008a30:	40 c8       	lddsp	r8,sp[0x30]
80008a32:	8f c8       	st.w	r7[0x30],r8
80008a34:	40 d8       	lddsp	r8,sp[0x34]
80008a36:	8f 58       	st.w	r7[0x14],r8
80008a38:	40 e8       	lddsp	r8,sp[0x38]
80008a3a:	30 0c       	mov	r12,0
80008a3c:	8f 78       	st.w	r7[0x1c],r8
80008a3e:	40 f8       	lddsp	r8,sp[0x3c]
80008a40:	8f 98       	st.w	r7[0x24],r8
80008a42:	2f 0d       	sub	sp,-64
80008a44:	d8 22       	popm	r4-r7,pc
80008a46:	d7 03       	nop

80008a48 <_sbrk>:
80008a48:	d4 01       	pushm	lr
80008a4a:	e0 68 06 70 	mov	r8,1648
80008a4e:	70 09       	ld.w	r9,r8[0x0]
80008a50:	58 09       	cp.w	r9,0
80008a52:	c0 41       	brne	80008a5a <_sbrk+0x12>
80008a54:	e0 69 08 20 	mov	r9,2080
80008a58:	91 09       	st.w	r8[0x0],r9
80008a5a:	e0 69 06 70 	mov	r9,1648
80008a5e:	e0 6a 30 00 	mov	r10,12288
80008a62:	72 08       	ld.w	r8,r9[0x0]
80008a64:	f0 0c 00 0c 	add	r12,r8,r12
80008a68:	14 3c       	cp.w	r12,r10
80008a6a:	e0 8b 00 04 	brhi	80008a72 <_sbrk+0x2a>
80008a6e:	93 0c       	st.w	r9[0x0],r12
80008a70:	c0 58       	rjmp	80008a7a <_sbrk+0x32>
80008a72:	c5 5c       	rcall	80008b1c <__errno>
80008a74:	30 c8       	mov	r8,12
80008a76:	99 08       	st.w	r12[0x0],r8
80008a78:	3f f8       	mov	r8,-1
80008a7a:	10 9c       	mov	r12,r8
80008a7c:	d8 02       	popm	pc
80008a7e:	d7 03       	nop

80008a80 <_write_r>:
80008a80:	d4 21       	pushm	r4-r7,lr
80008a82:	16 98       	mov	r8,r11
80008a84:	18 97       	mov	r7,r12
80008a86:	10 9c       	mov	r12,r8
80008a88:	30 08       	mov	r8,0
80008a8a:	14 9b       	mov	r11,r10
80008a8c:	e0 66 08 18 	mov	r6,2072
80008a90:	12 9a       	mov	r10,r9
80008a92:	8d 08       	st.w	r6[0x0],r8
80008a94:	c9 6f       	rcall	800089c0 <_write>
80008a96:	5b fc       	cp.w	r12,-1
80008a98:	c0 51       	brne	80008aa2 <_write_r+0x22>
80008a9a:	6c 08       	ld.w	r8,r6[0x0]
80008a9c:	58 08       	cp.w	r8,0
80008a9e:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008aa2:	d8 22       	popm	r4-r7,pc

80008aa4 <_calloc_r>:
80008aa4:	d4 21       	pushm	r4-r7,lr
80008aa6:	f4 0b 02 4b 	mul	r11,r10,r11
80008aaa:	fe b0 f8 67 	rcall	80007b78 <_malloc_r>
80008aae:	18 97       	mov	r7,r12
80008ab0:	c2 30       	breq	80008af6 <_calloc_r+0x52>
80008ab2:	f8 fa ff fc 	ld.w	r10,r12[-4]
80008ab6:	e0 1a ff fc 	andl	r10,0xfffc
80008aba:	20 4a       	sub	r10,4
80008abc:	e0 4a 00 24 	cp.w	r10,36
80008ac0:	e0 8b 00 18 	brhi	80008af0 <_calloc_r+0x4c>
80008ac4:	18 98       	mov	r8,r12
80008ac6:	59 3a       	cp.w	r10,19
80008ac8:	e0 88 00 0f 	brls	80008ae6 <_calloc_r+0x42>
80008acc:	30 09       	mov	r9,0
80008ace:	10 a9       	st.w	r8++,r9
80008ad0:	10 a9       	st.w	r8++,r9
80008ad2:	59 ba       	cp.w	r10,27
80008ad4:	e0 88 00 09 	brls	80008ae6 <_calloc_r+0x42>
80008ad8:	10 a9       	st.w	r8++,r9
80008ada:	10 a9       	st.w	r8++,r9
80008adc:	e0 4a 00 24 	cp.w	r10,36
80008ae0:	c0 31       	brne	80008ae6 <_calloc_r+0x42>
80008ae2:	10 a9       	st.w	r8++,r9
80008ae4:	10 a9       	st.w	r8++,r9
80008ae6:	30 09       	mov	r9,0
80008ae8:	10 a9       	st.w	r8++,r9
80008aea:	91 19       	st.w	r8[0x4],r9
80008aec:	91 09       	st.w	r8[0x0],r9
80008aee:	c0 48       	rjmp	80008af6 <_calloc_r+0x52>
80008af0:	30 0b       	mov	r11,0
80008af2:	fe b0 db fc 	rcall	800042ea <memset>
80008af6:	0e 9c       	mov	r12,r7
80008af8:	d8 22       	popm	r4-r7,pc
80008afa:	d7 03       	nop

80008afc <_close_r>:
80008afc:	d4 21       	pushm	r4-r7,lr
80008afe:	30 08       	mov	r8,0
80008b00:	18 97       	mov	r7,r12
80008b02:	e0 66 08 18 	mov	r6,2072
80008b06:	16 9c       	mov	r12,r11
80008b08:	8d 08       	st.w	r6[0x0],r8
80008b0a:	c3 df       	rcall	80008984 <_close>
80008b0c:	5b fc       	cp.w	r12,-1
80008b0e:	c0 51       	brne	80008b18 <_close_r+0x1c>
80008b10:	6c 08       	ld.w	r8,r6[0x0]
80008b12:	58 08       	cp.w	r8,0
80008b14:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008b18:	d8 22       	popm	r4-r7,pc
80008b1a:	d7 03       	nop

80008b1c <__errno>:
80008b1c:	e0 68 01 18 	mov	r8,280
80008b20:	70 0c       	ld.w	r12,r8[0x0]
80008b22:	2f 4c       	sub	r12,-12
80008b24:	5e fc       	retal	r12
80008b26:	d7 03       	nop

80008b28 <_fclose_r>:
80008b28:	d4 21       	pushm	r4-r7,lr
80008b2a:	18 96       	mov	r6,r12
80008b2c:	16 97       	mov	r7,r11
80008b2e:	58 0b       	cp.w	r11,0
80008b30:	c0 31       	brne	80008b36 <_fclose_r+0xe>
80008b32:	16 95       	mov	r5,r11
80008b34:	c5 38       	rjmp	80008bda <_fclose_r+0xb2>
80008b36:	fe b0 f4 8f 	rcall	80007454 <__sfp_lock_acquire>
80008b3a:	58 06       	cp.w	r6,0
80008b3c:	c0 70       	breq	80008b4a <_fclose_r+0x22>
80008b3e:	6c 68       	ld.w	r8,r6[0x18]
80008b40:	58 08       	cp.w	r8,0
80008b42:	c0 41       	brne	80008b4a <_fclose_r+0x22>
80008b44:	0c 9c       	mov	r12,r6
80008b46:	fe b0 f4 d9 	rcall	800074f8 <__sinit>
80008b4a:	fe c8 e9 8e 	sub	r8,pc,-5746
80008b4e:	10 37       	cp.w	r7,r8
80008b50:	c0 31       	brne	80008b56 <_fclose_r+0x2e>
80008b52:	6c 07       	ld.w	r7,r6[0x0]
80008b54:	c0 c8       	rjmp	80008b6c <_fclose_r+0x44>
80008b56:	fe c8 e9 7a 	sub	r8,pc,-5766
80008b5a:	10 37       	cp.w	r7,r8
80008b5c:	c0 31       	brne	80008b62 <_fclose_r+0x3a>
80008b5e:	6c 17       	ld.w	r7,r6[0x4]
80008b60:	c0 68       	rjmp	80008b6c <_fclose_r+0x44>
80008b62:	fe c8 e9 66 	sub	r8,pc,-5786
80008b66:	10 37       	cp.w	r7,r8
80008b68:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80008b6c:	8e 69       	ld.sh	r9,r7[0xc]
80008b6e:	30 08       	mov	r8,0
80008b70:	f0 09 19 00 	cp.h	r9,r8
80008b74:	c0 51       	brne	80008b7e <_fclose_r+0x56>
80008b76:	fe b0 f4 70 	rcall	80007456 <__sfp_lock_release>
80008b7a:	30 05       	mov	r5,0
80008b7c:	c2 f8       	rjmp	80008bda <_fclose_r+0xb2>
80008b7e:	0e 9b       	mov	r11,r7
80008b80:	0c 9c       	mov	r12,r6
80008b82:	fe b0 f3 e3 	rcall	80007348 <_fflush_r>
80008b86:	6e c8       	ld.w	r8,r7[0x30]
80008b88:	18 95       	mov	r5,r12
80008b8a:	58 08       	cp.w	r8,0
80008b8c:	c0 60       	breq	80008b98 <_fclose_r+0x70>
80008b8e:	6e 8b       	ld.w	r11,r7[0x20]
80008b90:	0c 9c       	mov	r12,r6
80008b92:	5d 18       	icall	r8
80008b94:	f9 b5 05 ff 	movlt	r5,-1
80008b98:	8e 68       	ld.sh	r8,r7[0xc]
80008b9a:	ed b8 00 07 	bld	r8,0x7
80008b9e:	c0 51       	brne	80008ba8 <_fclose_r+0x80>
80008ba0:	6e 4b       	ld.w	r11,r7[0x10]
80008ba2:	0c 9c       	mov	r12,r6
80008ba4:	fe b0 f5 44 	rcall	8000762c <_free_r>
80008ba8:	6e db       	ld.w	r11,r7[0x34]
80008baa:	58 0b       	cp.w	r11,0
80008bac:	c0 a0       	breq	80008bc0 <_fclose_r+0x98>
80008bae:	ee c8 ff bc 	sub	r8,r7,-68
80008bb2:	10 3b       	cp.w	r11,r8
80008bb4:	c0 40       	breq	80008bbc <_fclose_r+0x94>
80008bb6:	0c 9c       	mov	r12,r6
80008bb8:	fe b0 f5 3a 	rcall	8000762c <_free_r>
80008bbc:	30 08       	mov	r8,0
80008bbe:	8f d8       	st.w	r7[0x34],r8
80008bc0:	6f 2b       	ld.w	r11,r7[0x48]
80008bc2:	58 0b       	cp.w	r11,0
80008bc4:	c0 70       	breq	80008bd2 <_fclose_r+0xaa>
80008bc6:	0c 9c       	mov	r12,r6
80008bc8:	fe b0 f5 32 	rcall	8000762c <_free_r>
80008bcc:	30 08       	mov	r8,0
80008bce:	ef 48 00 48 	st.w	r7[72],r8
80008bd2:	30 08       	mov	r8,0
80008bd4:	ae 68       	st.h	r7[0xc],r8
80008bd6:	fe b0 f4 40 	rcall	80007456 <__sfp_lock_release>
80008bda:	0a 9c       	mov	r12,r5
80008bdc:	d8 22       	popm	r4-r7,pc
80008bde:	d7 03       	nop

80008be0 <fclose>:
80008be0:	d4 01       	pushm	lr
80008be2:	e0 68 01 18 	mov	r8,280
80008be6:	18 9b       	mov	r11,r12
80008be8:	70 0c       	ld.w	r12,r8[0x0]
80008bea:	c9 ff       	rcall	80008b28 <_fclose_r>
80008bec:	d8 02       	popm	pc
80008bee:	d7 03       	nop

80008bf0 <_fstat_r>:
80008bf0:	d4 21       	pushm	r4-r7,lr
80008bf2:	16 98       	mov	r8,r11
80008bf4:	18 97       	mov	r7,r12
80008bf6:	10 9c       	mov	r12,r8
80008bf8:	30 08       	mov	r8,0
80008bfa:	e0 66 08 18 	mov	r6,2072
80008bfe:	14 9b       	mov	r11,r10
80008c00:	8d 08       	st.w	r6[0x0],r8
80008c02:	cf de       	rcall	800089fc <_fstat>
80008c04:	5b fc       	cp.w	r12,-1
80008c06:	c0 51       	brne	80008c10 <_fstat_r+0x20>
80008c08:	6c 08       	ld.w	r8,r6[0x0]
80008c0a:	58 08       	cp.w	r8,0
80008c0c:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008c10:	d8 22       	popm	r4-r7,pc
80008c12:	d7 03       	nop

80008c14 <_lseek_r>:
80008c14:	d4 21       	pushm	r4-r7,lr
80008c16:	16 98       	mov	r8,r11
80008c18:	18 97       	mov	r7,r12
80008c1a:	10 9c       	mov	r12,r8
80008c1c:	30 08       	mov	r8,0
80008c1e:	14 9b       	mov	r11,r10
80008c20:	e0 66 08 18 	mov	r6,2072
80008c24:	12 9a       	mov	r10,r9
80008c26:	8d 08       	st.w	r6[0x0],r8
80008c28:	cb 8e       	rcall	80008998 <_lseek>
80008c2a:	5b fc       	cp.w	r12,-1
80008c2c:	c0 51       	brne	80008c36 <_lseek_r+0x22>
80008c2e:	6c 08       	ld.w	r8,r6[0x0]
80008c30:	58 08       	cp.w	r8,0
80008c32:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008c36:	d8 22       	popm	r4-r7,pc

80008c38 <_read_r>:
80008c38:	d4 21       	pushm	r4-r7,lr
80008c3a:	16 98       	mov	r8,r11
80008c3c:	18 97       	mov	r7,r12
80008c3e:	10 9c       	mov	r12,r8
80008c40:	30 08       	mov	r8,0
80008c42:	14 9b       	mov	r11,r10
80008c44:	e0 66 08 18 	mov	r6,2072
80008c48:	12 9a       	mov	r10,r9
80008c4a:	8d 08       	st.w	r6[0x0],r8
80008c4c:	cb 0e       	rcall	800089ac <_read>
80008c4e:	5b fc       	cp.w	r12,-1
80008c50:	c0 51       	brne	80008c5a <_read_r+0x22>
80008c52:	6c 08       	ld.w	r8,r6[0x0]
80008c54:	58 08       	cp.w	r8,0
80008c56:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008c5a:	d8 22       	popm	r4-r7,pc

80008c5c <__avr32_f64_sub_from_add>:
80008c5c:	ee 19 80 00 	eorh	r9,0x8000

80008c60 <__avr32_f64_sub>:
80008c60:	f7 e9 20 0c 	eor	r12,r11,r9
80008c64:	e0 86 00 ca 	brmi	80008df8 <__avr32_f64_add_from_sub>
80008c68:	eb cd 40 e0 	pushm	r5-r7,lr
80008c6c:	16 9c       	mov	r12,r11
80008c6e:	e6 1c 80 00 	andh	r12,0x8000,COH
80008c72:	bf db       	cbr	r11,0x1f
80008c74:	bf d9       	cbr	r9,0x1f
80008c76:	10 3a       	cp.w	r10,r8
80008c78:	f2 0b 13 00 	cpc	r11,r9
80008c7c:	c0 92       	brcc	80008c8e <__avr32_f64_sub+0x2e>
80008c7e:	16 97       	mov	r7,r11
80008c80:	12 9b       	mov	r11,r9
80008c82:	0e 99       	mov	r9,r7
80008c84:	14 97       	mov	r7,r10
80008c86:	10 9a       	mov	r10,r8
80008c88:	0e 98       	mov	r8,r7
80008c8a:	ee 1c 80 00 	eorh	r12,0x8000
80008c8e:	f6 07 16 14 	lsr	r7,r11,0x14
80008c92:	ab 7b       	lsl	r11,0xb
80008c94:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80008c98:	ab 7a       	lsl	r10,0xb
80008c9a:	bf bb       	sbr	r11,0x1f
80008c9c:	f2 06 16 14 	lsr	r6,r9,0x14
80008ca0:	c4 40       	breq	80008d28 <__avr32_f64_sub_opL_subnormal>
80008ca2:	ab 79       	lsl	r9,0xb
80008ca4:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80008ca8:	ab 78       	lsl	r8,0xb
80008caa:	bf b9       	sbr	r9,0x1f

80008cac <__avr32_f64_sub_opL_subnormal_done>:
80008cac:	e0 47 07 ff 	cp.w	r7,2047
80008cb0:	c4 f0       	breq	80008d4e <__avr32_f64_sub_opH_nan_or_inf>
80008cb2:	0e 26       	rsub	r6,r7
80008cb4:	c1 20       	breq	80008cd8 <__avr32_f64_sub_shift_done>
80008cb6:	ec 05 11 20 	rsub	r5,r6,32
80008cba:	e0 46 00 20 	cp.w	r6,32
80008cbe:	c7 c2       	brcc	80008db6 <__avr32_f64_sub_longshift>
80008cc0:	f0 05 09 4e 	lsl	lr,r8,r5
80008cc4:	f2 05 09 45 	lsl	r5,r9,r5
80008cc8:	f0 06 0a 48 	lsr	r8,r8,r6
80008ccc:	f2 06 0a 49 	lsr	r9,r9,r6
80008cd0:	0a 48       	or	r8,r5
80008cd2:	58 0e       	cp.w	lr,0
80008cd4:	5f 1e       	srne	lr
80008cd6:	1c 48       	or	r8,lr

80008cd8 <__avr32_f64_sub_shift_done>:
80008cd8:	10 1a       	sub	r10,r8
80008cda:	f6 09 01 4b 	sbc	r11,r11,r9
80008cde:	f6 06 12 00 	clz	r6,r11
80008ce2:	c0 e0       	breq	80008cfe <__avr32_f64_sub_longnormalize_done>
80008ce4:	c7 83       	brcs	80008dd4 <__avr32_f64_sub_longnormalize>
80008ce6:	ec 0e 11 20 	rsub	lr,r6,32
80008cea:	f6 06 09 4b 	lsl	r11,r11,r6
80008cee:	f4 0e 0a 4e 	lsr	lr,r10,lr
80008cf2:	1c 4b       	or	r11,lr
80008cf4:	f4 06 09 4a 	lsl	r10,r10,r6
80008cf8:	0c 17       	sub	r7,r6
80008cfa:	e0 8a 00 39 	brle	80008d6c <__avr32_f64_sub_subnormal_result>

80008cfe <__avr32_f64_sub_longnormalize_done>:
80008cfe:	f4 09 15 15 	lsl	r9,r10,0x15
80008d02:	ab 9a       	lsr	r10,0xb
80008d04:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80008d08:	ab 9b       	lsr	r11,0xb
80008d0a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008d0e:	18 4b       	or	r11,r12

80008d10 <__avr32_f64_sub_round>:
80008d10:	fc 17 80 00 	movh	r7,0x8000
80008d14:	ed ba 00 00 	bld	r10,0x0
80008d18:	f7 b7 01 ff 	subne	r7,-1
80008d1c:	0e 39       	cp.w	r9,r7
80008d1e:	5f 29       	srhs	r9
80008d20:	12 0a       	add	r10,r9
80008d22:	5c 0b       	acr	r11
80008d24:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008d28 <__avr32_f64_sub_opL_subnormal>:
80008d28:	ab 79       	lsl	r9,0xb
80008d2a:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80008d2e:	ab 78       	lsl	r8,0xb
80008d30:	f3 e8 10 0e 	or	lr,r9,r8
80008d34:	f9 b6 01 01 	movne	r6,1
80008d38:	ee 0e 11 00 	rsub	lr,r7,0
80008d3c:	f9 b7 00 01 	moveq	r7,1
80008d40:	ef bb 00 1f 	bst	r11,0x1f
80008d44:	f7 ea 10 0e 	or	lr,r11,r10
80008d48:	f9 b7 00 00 	moveq	r7,0
80008d4c:	cb 0b       	rjmp	80008cac <__avr32_f64_sub_opL_subnormal_done>

80008d4e <__avr32_f64_sub_opH_nan_or_inf>:
80008d4e:	bf db       	cbr	r11,0x1f
80008d50:	f7 ea 10 0e 	or	lr,r11,r10
80008d54:	c0 81       	brne	80008d64 <__avr32_f64_sub_return_nan>
80008d56:	e0 46 07 ff 	cp.w	r6,2047
80008d5a:	c0 50       	breq	80008d64 <__avr32_f64_sub_return_nan>
80008d5c:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80008d60:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008d64 <__avr32_f64_sub_return_nan>:
80008d64:	3f fa       	mov	r10,-1
80008d66:	3f fb       	mov	r11,-1
80008d68:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008d6c <__avr32_f64_sub_subnormal_result>:
80008d6c:	5c 37       	neg	r7
80008d6e:	2f f7       	sub	r7,-1
80008d70:	f1 b7 04 c0 	satu	r7,0x6
80008d74:	e0 47 00 20 	cp.w	r7,32
80008d78:	c1 14       	brge	80008d9a <__avr32_f64_sub_subnormal_result+0x2e>
80008d7a:	ee 08 11 20 	rsub	r8,r7,32
80008d7e:	f4 08 09 49 	lsl	r9,r10,r8
80008d82:	5f 16       	srne	r6
80008d84:	f4 07 0a 4a 	lsr	r10,r10,r7
80008d88:	0c 4a       	or	r10,r6
80008d8a:	f6 08 09 49 	lsl	r9,r11,r8
80008d8e:	f5 e9 10 0a 	or	r10,r10,r9
80008d92:	f4 07 0a 4b 	lsr	r11,r10,r7
80008d96:	30 07       	mov	r7,0
80008d98:	cb 3b       	rjmp	80008cfe <__avr32_f64_sub_longnormalize_done>
80008d9a:	ee 08 11 40 	rsub	r8,r7,64
80008d9e:	f6 08 09 49 	lsl	r9,r11,r8
80008da2:	14 49       	or	r9,r10
80008da4:	5f 16       	srne	r6
80008da6:	f6 07 0a 4a 	lsr	r10,r11,r7
80008daa:	0c 4a       	or	r10,r6
80008dac:	30 0b       	mov	r11,0
80008dae:	30 07       	mov	r7,0
80008db0:	ca 7b       	rjmp	80008cfe <__avr32_f64_sub_longnormalize_done>
80008db2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008db6 <__avr32_f64_sub_longshift>:
80008db6:	f1 b6 04 c0 	satu	r6,0x6
80008dba:	f0 0e 17 00 	moveq	lr,r8
80008dbe:	c0 40       	breq	80008dc6 <__avr32_f64_sub_longshift+0x10>
80008dc0:	f2 05 09 4e 	lsl	lr,r9,r5
80008dc4:	10 4e       	or	lr,r8
80008dc6:	f2 06 0a 48 	lsr	r8,r9,r6
80008dca:	30 09       	mov	r9,0
80008dcc:	58 0e       	cp.w	lr,0
80008dce:	5f 1e       	srne	lr
80008dd0:	1c 48       	or	r8,lr
80008dd2:	c8 3b       	rjmp	80008cd8 <__avr32_f64_sub_shift_done>

80008dd4 <__avr32_f64_sub_longnormalize>:
80008dd4:	f4 06 12 00 	clz	r6,r10
80008dd8:	f9 b7 03 00 	movlo	r7,0
80008ddc:	f9 b6 03 00 	movlo	r6,0
80008de0:	f9 bc 03 00 	movlo	r12,0
80008de4:	f7 b6 02 e0 	subhs	r6,-32
80008de8:	f4 06 09 4b 	lsl	r11,r10,r6
80008dec:	30 0a       	mov	r10,0
80008dee:	0c 17       	sub	r7,r6
80008df0:	fe 9a ff be 	brle	80008d6c <__avr32_f64_sub_subnormal_result>
80008df4:	c8 5b       	rjmp	80008cfe <__avr32_f64_sub_longnormalize_done>
80008df6:	d7 03       	nop

80008df8 <__avr32_f64_add_from_sub>:
80008df8:	ee 19 80 00 	eorh	r9,0x8000

80008dfc <__avr32_f64_add>:
80008dfc:	f7 e9 20 0c 	eor	r12,r11,r9
80008e00:	fe 96 ff 2e 	brmi	80008c5c <__avr32_f64_sub_from_add>
80008e04:	eb cd 40 e0 	pushm	r5-r7,lr
80008e08:	16 9c       	mov	r12,r11
80008e0a:	e6 1c 80 00 	andh	r12,0x8000,COH
80008e0e:	bf db       	cbr	r11,0x1f
80008e10:	bf d9       	cbr	r9,0x1f
80008e12:	12 3b       	cp.w	r11,r9
80008e14:	c0 72       	brcc	80008e22 <__avr32_f64_add+0x26>
80008e16:	16 97       	mov	r7,r11
80008e18:	12 9b       	mov	r11,r9
80008e1a:	0e 99       	mov	r9,r7
80008e1c:	14 97       	mov	r7,r10
80008e1e:	10 9a       	mov	r10,r8
80008e20:	0e 98       	mov	r8,r7
80008e22:	30 0e       	mov	lr,0
80008e24:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80008e28:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80008e2c:	b5 ab       	sbr	r11,0x14
80008e2e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80008e32:	c6 20       	breq	80008ef6 <__avr32_f64_add_op2_subnormal>
80008e34:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80008e38:	b5 a9       	sbr	r9,0x14
80008e3a:	e0 47 07 ff 	cp.w	r7,2047
80008e3e:	c2 80       	breq	80008e8e <__avr32_f64_add_opH_nan_or_inf>
80008e40:	0e 26       	rsub	r6,r7
80008e42:	c1 20       	breq	80008e66 <__avr32_f64_add_shift_done>
80008e44:	e0 46 00 36 	cp.w	r6,54
80008e48:	c1 52       	brcc	80008e72 <__avr32_f64_add_res_of_done>
80008e4a:	ec 05 11 20 	rsub	r5,r6,32
80008e4e:	e0 46 00 20 	cp.w	r6,32
80008e52:	c3 52       	brcc	80008ebc <__avr32_f64_add_longshift>
80008e54:	f0 05 09 4e 	lsl	lr,r8,r5
80008e58:	f2 05 09 45 	lsl	r5,r9,r5
80008e5c:	f0 06 0a 48 	lsr	r8,r8,r6
80008e60:	f2 06 0a 49 	lsr	r9,r9,r6
80008e64:	0a 48       	or	r8,r5

80008e66 <__avr32_f64_add_shift_done>:
80008e66:	10 0a       	add	r10,r8
80008e68:	f6 09 00 4b 	adc	r11,r11,r9
80008e6c:	ed bb 00 15 	bld	r11,0x15
80008e70:	c3 40       	breq	80008ed8 <__avr32_f64_add_res_of>

80008e72 <__avr32_f64_add_res_of_done>:
80008e72:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008e76:	18 4b       	or	r11,r12

80008e78 <__avr32_f64_add_round>:
80008e78:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80008e7c:	18 4e       	or	lr,r12
80008e7e:	ee 1e 80 00 	eorh	lr,0x8000
80008e82:	f1 be 04 20 	satu	lr,0x1
80008e86:	1c 0a       	add	r10,lr
80008e88:	5c 0b       	acr	r11
80008e8a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008e8e <__avr32_f64_add_opH_nan_or_inf>:
80008e8e:	b5 cb       	cbr	r11,0x14
80008e90:	f7 ea 10 0e 	or	lr,r11,r10
80008e94:	c1 01       	brne	80008eb4 <__avr32_f64_add_return_nan>
80008e96:	e0 46 07 ff 	cp.w	r6,2047
80008e9a:	c0 30       	breq	80008ea0 <__avr32_f64_add_opL_nan_or_inf>
80008e9c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008ea0 <__avr32_f64_add_opL_nan_or_inf>:
80008ea0:	b5 c9       	cbr	r9,0x14
80008ea2:	f3 e8 10 0e 	or	lr,r9,r8
80008ea6:	c0 71       	brne	80008eb4 <__avr32_f64_add_return_nan>
80008ea8:	30 0a       	mov	r10,0
80008eaa:	fc 1b 7f f0 	movh	r11,0x7ff0
80008eae:	18 4b       	or	r11,r12
80008eb0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008eb4 <__avr32_f64_add_return_nan>:
80008eb4:	3f fa       	mov	r10,-1
80008eb6:	3f fb       	mov	r11,-1
80008eb8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008ebc <__avr32_f64_add_longshift>:
80008ebc:	f1 b6 04 c0 	satu	r6,0x6
80008ec0:	f0 0e 17 00 	moveq	lr,r8
80008ec4:	c0 60       	breq	80008ed0 <__avr32_f64_add_longshift+0x14>
80008ec6:	f2 05 09 4e 	lsl	lr,r9,r5
80008eca:	58 08       	cp.w	r8,0
80008ecc:	5f 18       	srne	r8
80008ece:	10 4e       	or	lr,r8
80008ed0:	f2 06 0a 48 	lsr	r8,r9,r6
80008ed4:	30 09       	mov	r9,0
80008ed6:	cc 8b       	rjmp	80008e66 <__avr32_f64_add_shift_done>

80008ed8 <__avr32_f64_add_res_of>:
80008ed8:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80008edc:	a1 9b       	lsr	r11,0x1
80008ede:	5d 0a       	ror	r10
80008ee0:	5d 0e       	ror	lr
80008ee2:	2f f7       	sub	r7,-1
80008ee4:	e0 47 07 ff 	cp.w	r7,2047
80008ee8:	f9 ba 00 00 	moveq	r10,0
80008eec:	f9 bb 00 00 	moveq	r11,0
80008ef0:	f9 be 00 00 	moveq	lr,0
80008ef4:	cb fb       	rjmp	80008e72 <__avr32_f64_add_res_of_done>

80008ef6 <__avr32_f64_add_op2_subnormal>:
80008ef6:	30 16       	mov	r6,1
80008ef8:	58 07       	cp.w	r7,0
80008efa:	ca 01       	brne	80008e3a <__avr32_f64_add+0x3e>
80008efc:	b5 cb       	cbr	r11,0x14
80008efe:	10 0a       	add	r10,r8
80008f00:	f6 09 00 4b 	adc	r11,r11,r9
80008f04:	18 4b       	or	r11,r12
80008f06:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80008f0a:	d7 03       	nop

80008f0c <__avr32_f64_to_u32>:
80008f0c:	58 0b       	cp.w	r11,0
80008f0e:	5e 6d       	retmi	0

80008f10 <__avr32_f64_to_s32>:
80008f10:	f6 0c 15 01 	lsl	r12,r11,0x1
80008f14:	b5 9c       	lsr	r12,0x15
80008f16:	e0 2c 03 ff 	sub	r12,1023
80008f1a:	5e 3d       	retlo	0
80008f1c:	f8 0c 11 1f 	rsub	r12,r12,31
80008f20:	16 99       	mov	r9,r11
80008f22:	ab 7b       	lsl	r11,0xb
80008f24:	bf bb       	sbr	r11,0x1f
80008f26:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80008f2a:	f6 0c 0a 4b 	lsr	r11,r11,r12
80008f2e:	a1 79       	lsl	r9,0x1
80008f30:	5e 2b       	reths	r11
80008f32:	5c 3b       	neg	r11
80008f34:	5e fb       	retal	r11

80008f36 <__avr32_f64_cmp_eq>:
80008f36:	10 3a       	cp.w	r10,r8
80008f38:	f2 0b 13 00 	cpc	r11,r9
80008f3c:	c0 80       	breq	80008f4c <__avr32_f64_cmp_eq+0x16>
80008f3e:	a1 7b       	lsl	r11,0x1
80008f40:	a1 79       	lsl	r9,0x1
80008f42:	14 4b       	or	r11,r10
80008f44:	12 4b       	or	r11,r9
80008f46:	10 4b       	or	r11,r8
80008f48:	5e 0f       	reteq	1
80008f4a:	5e fd       	retal	0
80008f4c:	a1 7b       	lsl	r11,0x1
80008f4e:	fc 1c ff e0 	movh	r12,0xffe0
80008f52:	58 0a       	cp.w	r10,0
80008f54:	f8 0b 13 00 	cpc	r11,r12
80008f58:	5e 8f       	retls	1
80008f5a:	5e fd       	retal	0

80008f5c <__avr32_f64_cmp_ge>:
80008f5c:	1a de       	st.w	--sp,lr
80008f5e:	1a d7       	st.w	--sp,r7
80008f60:	a1 7b       	lsl	r11,0x1
80008f62:	5f 3c       	srlo	r12
80008f64:	a1 79       	lsl	r9,0x1
80008f66:	5f 37       	srlo	r7
80008f68:	5c fc       	rol	r12
80008f6a:	fc 1e ff e0 	movh	lr,0xffe0
80008f6e:	58 0a       	cp.w	r10,0
80008f70:	fc 0b 13 00 	cpc	r11,lr
80008f74:	e0 8b 00 1d 	brhi	80008fae <__avr32_f64_cmp_ge+0x52>
80008f78:	58 08       	cp.w	r8,0
80008f7a:	fc 09 13 00 	cpc	r9,lr
80008f7e:	e0 8b 00 18 	brhi	80008fae <__avr32_f64_cmp_ge+0x52>
80008f82:	58 0b       	cp.w	r11,0
80008f84:	f5 ba 00 00 	subfeq	r10,0
80008f88:	c1 50       	breq	80008fb2 <__avr32_f64_cmp_ge+0x56>
80008f8a:	1b 07       	ld.w	r7,sp++
80008f8c:	1b 0e       	ld.w	lr,sp++
80008f8e:	58 3c       	cp.w	r12,3
80008f90:	c0 a0       	breq	80008fa4 <__avr32_f64_cmp_ge+0x48>
80008f92:	58 1c       	cp.w	r12,1
80008f94:	c0 33       	brcs	80008f9a <__avr32_f64_cmp_ge+0x3e>
80008f96:	5e 0f       	reteq	1
80008f98:	5e 1d       	retne	0
80008f9a:	10 3a       	cp.w	r10,r8
80008f9c:	f2 0b 13 00 	cpc	r11,r9
80008fa0:	5e 2f       	reths	1
80008fa2:	5e 3d       	retlo	0
80008fa4:	14 38       	cp.w	r8,r10
80008fa6:	f6 09 13 00 	cpc	r9,r11
80008faa:	5e 2f       	reths	1
80008fac:	5e 3d       	retlo	0
80008fae:	1b 07       	ld.w	r7,sp++
80008fb0:	d8 0a       	popm	pc,r12=0
80008fb2:	58 17       	cp.w	r7,1
80008fb4:	5f 0c       	sreq	r12
80008fb6:	58 09       	cp.w	r9,0
80008fb8:	f5 b8 00 00 	subfeq	r8,0
80008fbc:	1b 07       	ld.w	r7,sp++
80008fbe:	1b 0e       	ld.w	lr,sp++
80008fc0:	5e 0f       	reteq	1
80008fc2:	5e fc       	retal	r12

80008fc4 <__avr32_f64_cmp_lt>:
80008fc4:	1a de       	st.w	--sp,lr
80008fc6:	1a d7       	st.w	--sp,r7
80008fc8:	a1 7b       	lsl	r11,0x1
80008fca:	5f 3c       	srlo	r12
80008fcc:	a1 79       	lsl	r9,0x1
80008fce:	5f 37       	srlo	r7
80008fd0:	5c fc       	rol	r12
80008fd2:	fc 1e ff e0 	movh	lr,0xffe0
80008fd6:	58 0a       	cp.w	r10,0
80008fd8:	fc 0b 13 00 	cpc	r11,lr
80008fdc:	e0 8b 00 1d 	brhi	80009016 <__avr32_f64_cmp_lt+0x52>
80008fe0:	58 08       	cp.w	r8,0
80008fe2:	fc 09 13 00 	cpc	r9,lr
80008fe6:	e0 8b 00 18 	brhi	80009016 <__avr32_f64_cmp_lt+0x52>
80008fea:	58 0b       	cp.w	r11,0
80008fec:	f5 ba 00 00 	subfeq	r10,0
80008ff0:	c1 50       	breq	8000901a <__avr32_f64_cmp_lt+0x56>
80008ff2:	1b 07       	ld.w	r7,sp++
80008ff4:	1b 0e       	ld.w	lr,sp++
80008ff6:	58 3c       	cp.w	r12,3
80008ff8:	c0 a0       	breq	8000900c <__avr32_f64_cmp_lt+0x48>
80008ffa:	58 1c       	cp.w	r12,1
80008ffc:	c0 33       	brcs	80009002 <__avr32_f64_cmp_lt+0x3e>
80008ffe:	5e 0d       	reteq	0
80009000:	5e 1f       	retne	1
80009002:	10 3a       	cp.w	r10,r8
80009004:	f2 0b 13 00 	cpc	r11,r9
80009008:	5e 2d       	reths	0
8000900a:	5e 3f       	retlo	1
8000900c:	14 38       	cp.w	r8,r10
8000900e:	f6 09 13 00 	cpc	r9,r11
80009012:	5e 2d       	reths	0
80009014:	5e 3f       	retlo	1
80009016:	1b 07       	ld.w	r7,sp++
80009018:	d8 0a       	popm	pc,r12=0
8000901a:	58 17       	cp.w	r7,1
8000901c:	5f 1c       	srne	r12
8000901e:	58 09       	cp.w	r9,0
80009020:	f5 b8 00 00 	subfeq	r8,0
80009024:	1b 07       	ld.w	r7,sp++
80009026:	1b 0e       	ld.w	lr,sp++
80009028:	5e 0d       	reteq	0
8000902a:	5e fc       	retal	r12

8000902c <__avr32_f64_div>:
8000902c:	eb cd 40 ff 	pushm	r0-r7,lr
80009030:	f7 e9 20 0e 	eor	lr,r11,r9
80009034:	f6 07 16 14 	lsr	r7,r11,0x14
80009038:	a9 7b       	lsl	r11,0x9
8000903a:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000903e:	a9 7a       	lsl	r10,0x9
80009040:	bd bb       	sbr	r11,0x1d
80009042:	e4 1b 3f ff 	andh	r11,0x3fff
80009046:	ab d7       	cbr	r7,0xb
80009048:	e0 80 00 cc 	breq	800091e0 <__avr32_f64_div_round_subnormal+0x54>
8000904c:	e0 47 07 ff 	cp.w	r7,2047
80009050:	e0 84 00 b5 	brge	800091ba <__avr32_f64_div_round_subnormal+0x2e>
80009054:	f2 06 16 14 	lsr	r6,r9,0x14
80009058:	a9 79       	lsl	r9,0x9
8000905a:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000905e:	a9 78       	lsl	r8,0x9
80009060:	bd b9       	sbr	r9,0x1d
80009062:	e4 19 3f ff 	andh	r9,0x3fff
80009066:	ab d6       	cbr	r6,0xb
80009068:	e0 80 00 e2 	breq	8000922c <__avr32_f64_div_round_subnormal+0xa0>
8000906c:	e0 46 07 ff 	cp.w	r6,2047
80009070:	e0 84 00 b2 	brge	800091d4 <__avr32_f64_div_round_subnormal+0x48>
80009074:	0c 17       	sub	r7,r6
80009076:	fe 37 fc 01 	sub	r7,-1023
8000907a:	fc 1c 80 00 	movh	r12,0x8000
8000907e:	f8 03 16 01 	lsr	r3,r12,0x1
80009082:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80009086:	5c d4       	com	r4
80009088:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000908c:	e6 09 06 44 	mulu.d	r4,r3,r9
80009090:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009094:	e6 05 06 44 	mulu.d	r4,r3,r5
80009098:	ea 03 15 02 	lsl	r3,r5,0x2
8000909c:	e6 09 06 44 	mulu.d	r4,r3,r9
800090a0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800090a4:	e6 05 06 44 	mulu.d	r4,r3,r5
800090a8:	ea 03 15 02 	lsl	r3,r5,0x2
800090ac:	e6 09 06 44 	mulu.d	r4,r3,r9
800090b0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800090b4:	e6 05 06 44 	mulu.d	r4,r3,r5
800090b8:	ea 03 15 02 	lsl	r3,r5,0x2
800090bc:	e6 08 06 40 	mulu.d	r0,r3,r8
800090c0:	e4 09 07 40 	macu.d	r0,r2,r9
800090c4:	e6 09 06 44 	mulu.d	r4,r3,r9
800090c8:	02 04       	add	r4,r1
800090ca:	5c 05       	acr	r5
800090cc:	a3 65       	lsl	r5,0x2
800090ce:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
800090d2:	a3 64       	lsl	r4,0x2
800090d4:	5c 34       	neg	r4
800090d6:	f8 05 01 45 	sbc	r5,r12,r5
800090da:	e6 04 06 40 	mulu.d	r0,r3,r4
800090de:	e4 05 07 40 	macu.d	r0,r2,r5
800090e2:	e6 05 06 44 	mulu.d	r4,r3,r5
800090e6:	02 04       	add	r4,r1
800090e8:	5c 05       	acr	r5
800090ea:	ea 03 15 02 	lsl	r3,r5,0x2
800090ee:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
800090f2:	e8 02 15 02 	lsl	r2,r4,0x2
800090f6:	e6 08 06 40 	mulu.d	r0,r3,r8
800090fa:	e4 09 07 40 	macu.d	r0,r2,r9
800090fe:	e6 09 06 44 	mulu.d	r4,r3,r9
80009102:	02 04       	add	r4,r1
80009104:	5c 05       	acr	r5
80009106:	a3 65       	lsl	r5,0x2
80009108:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000910c:	a3 64       	lsl	r4,0x2
8000910e:	5c 34       	neg	r4
80009110:	f8 05 01 45 	sbc	r5,r12,r5
80009114:	e6 04 06 40 	mulu.d	r0,r3,r4
80009118:	e4 05 07 40 	macu.d	r0,r2,r5
8000911c:	e6 05 06 44 	mulu.d	r4,r3,r5
80009120:	02 04       	add	r4,r1
80009122:	5c 05       	acr	r5
80009124:	ea 03 15 02 	lsl	r3,r5,0x2
80009128:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000912c:	e8 02 15 02 	lsl	r2,r4,0x2
80009130:	e6 0a 06 40 	mulu.d	r0,r3,r10
80009134:	e4 0b 07 40 	macu.d	r0,r2,r11
80009138:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000913c:	02 02       	add	r2,r1
8000913e:	5c 03       	acr	r3
80009140:	ed b3 00 1c 	bld	r3,0x1c
80009144:	c0 90       	breq	80009156 <__avr32_f64_div+0x12a>
80009146:	a1 72       	lsl	r2,0x1
80009148:	5c f3       	rol	r3
8000914a:	20 17       	sub	r7,1
8000914c:	a3 9a       	lsr	r10,0x3
8000914e:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80009152:	a3 9b       	lsr	r11,0x3
80009154:	c0 58       	rjmp	8000915e <__avr32_f64_div+0x132>
80009156:	a5 8a       	lsr	r10,0x4
80009158:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000915c:	a5 8b       	lsr	r11,0x4
8000915e:	58 07       	cp.w	r7,0
80009160:	e0 8a 00 8b 	brle	80009276 <__avr32_f64_div_res_subnormal>
80009164:	e0 12 ff 00 	andl	r2,0xff00
80009168:	e8 12 00 80 	orl	r2,0x80
8000916c:	e6 08 06 40 	mulu.d	r0,r3,r8
80009170:	e4 09 07 40 	macu.d	r0,r2,r9
80009174:	e4 08 06 44 	mulu.d	r4,r2,r8
80009178:	e6 09 06 48 	mulu.d	r8,r3,r9
8000917c:	00 05       	add	r5,r0
8000917e:	f0 01 00 48 	adc	r8,r8,r1
80009182:	5c 09       	acr	r9
80009184:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80009188:	58 04       	cp.w	r4,0
8000918a:	5c 25       	cpc	r5

8000918c <__avr32_f64_div_round_subnormal>:
8000918c:	f4 08 13 00 	cpc	r8,r10
80009190:	f6 09 13 00 	cpc	r9,r11
80009194:	5f 36       	srlo	r6
80009196:	f8 06 17 00 	moveq	r6,r12
8000919a:	e4 0a 16 08 	lsr	r10,r2,0x8
8000919e:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
800091a2:	e6 0b 16 08 	lsr	r11,r3,0x8
800091a6:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800091aa:	ed be 00 1f 	bld	lr,0x1f
800091ae:	ef bb 00 1f 	bst	r11,0x1f
800091b2:	0c 0a       	add	r10,r6
800091b4:	5c 0b       	acr	r11
800091b6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800091ba:	e4 1b 00 0f 	andh	r11,0xf
800091be:	14 4b       	or	r11,r10
800091c0:	e0 81 00 a7 	brne	8000930e <__avr32_f64_div_res_subnormal+0x98>
800091c4:	f2 06 16 14 	lsr	r6,r9,0x14
800091c8:	ab d6       	cbr	r6,0xb
800091ca:	e0 46 07 ff 	cp.w	r6,2047
800091ce:	e0 81 00 a4 	brne	80009316 <__avr32_f64_div_res_subnormal+0xa0>
800091d2:	c9 e8       	rjmp	8000930e <__avr32_f64_div_res_subnormal+0x98>
800091d4:	e4 19 00 0f 	andh	r9,0xf
800091d8:	10 49       	or	r9,r8
800091da:	e0 81 00 9a 	brne	8000930e <__avr32_f64_div_res_subnormal+0x98>
800091de:	c9 28       	rjmp	80009302 <__avr32_f64_div_res_subnormal+0x8c>
800091e0:	a3 7b       	lsl	r11,0x3
800091e2:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
800091e6:	a3 7a       	lsl	r10,0x3
800091e8:	f5 eb 10 04 	or	r4,r10,r11
800091ec:	e0 80 00 a0 	breq	8000932c <__avr32_f64_div_op1_zero>
800091f0:	f6 04 12 00 	clz	r4,r11
800091f4:	c1 70       	breq	80009222 <__avr32_f64_div_round_subnormal+0x96>
800091f6:	c0 c3       	brcs	8000920e <__avr32_f64_div_round_subnormal+0x82>
800091f8:	e8 05 11 20 	rsub	r5,r4,32
800091fc:	f6 04 09 4b 	lsl	r11,r11,r4
80009200:	f4 05 0a 45 	lsr	r5,r10,r5
80009204:	0a 4b       	or	r11,r5
80009206:	f4 04 09 4a 	lsl	r10,r10,r4
8000920a:	08 17       	sub	r7,r4
8000920c:	c0 b8       	rjmp	80009222 <__avr32_f64_div_round_subnormal+0x96>
8000920e:	f4 04 12 00 	clz	r4,r10
80009212:	f9 b4 03 00 	movlo	r4,0
80009216:	f7 b4 02 e0 	subhs	r4,-32
8000921a:	f4 04 09 4b 	lsl	r11,r10,r4
8000921e:	30 0a       	mov	r10,0
80009220:	08 17       	sub	r7,r4
80009222:	a3 8a       	lsr	r10,0x2
80009224:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80009228:	a3 8b       	lsr	r11,0x2
8000922a:	c1 1b       	rjmp	8000904c <__avr32_f64_div+0x20>
8000922c:	a3 79       	lsl	r9,0x3
8000922e:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80009232:	a3 78       	lsl	r8,0x3
80009234:	f3 e8 10 04 	or	r4,r9,r8
80009238:	c6 f0       	breq	80009316 <__avr32_f64_div_res_subnormal+0xa0>
8000923a:	f2 04 12 00 	clz	r4,r9
8000923e:	c1 70       	breq	8000926c <__avr32_f64_div_round_subnormal+0xe0>
80009240:	c0 c3       	brcs	80009258 <__avr32_f64_div_round_subnormal+0xcc>
80009242:	e8 05 11 20 	rsub	r5,r4,32
80009246:	f2 04 09 49 	lsl	r9,r9,r4
8000924a:	f0 05 0a 45 	lsr	r5,r8,r5
8000924e:	0a 49       	or	r9,r5
80009250:	f0 04 09 48 	lsl	r8,r8,r4
80009254:	08 16       	sub	r6,r4
80009256:	c0 b8       	rjmp	8000926c <__avr32_f64_div_round_subnormal+0xe0>
80009258:	f0 04 12 00 	clz	r4,r8
8000925c:	f9 b4 03 00 	movlo	r4,0
80009260:	f7 b4 02 e0 	subhs	r4,-32
80009264:	f0 04 09 49 	lsl	r9,r8,r4
80009268:	30 08       	mov	r8,0
8000926a:	08 16       	sub	r6,r4
8000926c:	a3 88       	lsr	r8,0x2
8000926e:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80009272:	a3 89       	lsr	r9,0x2
80009274:	cf ca       	rjmp	8000906c <__avr32_f64_div+0x40>

80009276 <__avr32_f64_div_res_subnormal>:
80009276:	5c 37       	neg	r7
80009278:	2f f7       	sub	r7,-1
8000927a:	f1 b7 04 c0 	satu	r7,0x6
8000927e:	e0 47 00 20 	cp.w	r7,32
80009282:	c1 54       	brge	800092ac <__avr32_f64_div_res_subnormal+0x36>
80009284:	ee 06 11 20 	rsub	r6,r7,32
80009288:	e4 07 0a 42 	lsr	r2,r2,r7
8000928c:	e6 06 09 4c 	lsl	r12,r3,r6
80009290:	18 42       	or	r2,r12
80009292:	e6 07 0a 43 	lsr	r3,r3,r7
80009296:	f4 06 09 41 	lsl	r1,r10,r6
8000929a:	f4 07 0a 4a 	lsr	r10,r10,r7
8000929e:	f6 06 09 4c 	lsl	r12,r11,r6
800092a2:	18 4a       	or	r10,r12
800092a4:	f6 07 0a 4b 	lsr	r11,r11,r7
800092a8:	30 00       	mov	r0,0
800092aa:	c1 58       	rjmp	800092d4 <__avr32_f64_div_res_subnormal+0x5e>
800092ac:	ee 06 11 20 	rsub	r6,r7,32
800092b0:	f9 b0 00 00 	moveq	r0,0
800092b4:	f9 bc 00 00 	moveq	r12,0
800092b8:	c0 50       	breq	800092c2 <__avr32_f64_div_res_subnormal+0x4c>
800092ba:	f4 06 09 40 	lsl	r0,r10,r6
800092be:	f6 06 09 4c 	lsl	r12,r11,r6
800092c2:	e6 07 0a 42 	lsr	r2,r3,r7
800092c6:	30 03       	mov	r3,0
800092c8:	f4 07 0a 41 	lsr	r1,r10,r7
800092cc:	18 41       	or	r1,r12
800092ce:	f6 07 0a 4a 	lsr	r10,r11,r7
800092d2:	30 0b       	mov	r11,0
800092d4:	e0 12 ff 00 	andl	r2,0xff00
800092d8:	e8 12 00 80 	orl	r2,0x80
800092dc:	e6 08 06 46 	mulu.d	r6,r3,r8
800092e0:	e4 09 07 46 	macu.d	r6,r2,r9
800092e4:	e4 08 06 44 	mulu.d	r4,r2,r8
800092e8:	e6 09 06 48 	mulu.d	r8,r3,r9
800092ec:	0c 05       	add	r5,r6
800092ee:	f0 07 00 48 	adc	r8,r8,r7
800092f2:	5c 09       	acr	r9
800092f4:	30 07       	mov	r7,0
800092f6:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800092fa:	00 34       	cp.w	r4,r0
800092fc:	e2 05 13 00 	cpc	r5,r1
80009300:	c4 6b       	rjmp	8000918c <__avr32_f64_div_round_subnormal>
80009302:	1c 9b       	mov	r11,lr
80009304:	e6 1b 80 00 	andh	r11,0x8000,COH
80009308:	30 0a       	mov	r10,0
8000930a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000930e:	3f fb       	mov	r11,-1
80009310:	30 0a       	mov	r10,0
80009312:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009316:	f5 eb 10 04 	or	r4,r10,r11
8000931a:	c0 90       	breq	8000932c <__avr32_f64_div_op1_zero>
8000931c:	1c 9b       	mov	r11,lr
8000931e:	e6 1b 80 00 	andh	r11,0x8000,COH
80009322:	ea 1b 7f f0 	orh	r11,0x7ff0
80009326:	30 0a       	mov	r10,0
80009328:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000932c <__avr32_f64_div_op1_zero>:
8000932c:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80009330:	ce f0       	breq	8000930e <__avr32_f64_div_res_subnormal+0x98>
80009332:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80009336:	e0 44 07 ff 	cp.w	r4,2047
8000933a:	ce 41       	brne	80009302 <__avr32_f64_div_res_subnormal+0x8c>
8000933c:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80009340:	ce 10       	breq	80009302 <__avr32_f64_div_res_subnormal+0x8c>
80009342:	ce 6b       	rjmp	8000930e <__avr32_f64_div_res_subnormal+0x98>

80009344 <__avr32_umod64>:
80009344:	d4 31       	pushm	r0-r7,lr
80009346:	1a 97       	mov	r7,sp
80009348:	20 3d       	sub	sp,12
8000934a:	10 9c       	mov	r12,r8
8000934c:	12 95       	mov	r5,r9
8000934e:	14 9e       	mov	lr,r10
80009350:	16 91       	mov	r1,r11
80009352:	16 96       	mov	r6,r11
80009354:	58 09       	cp.w	r9,0
80009356:	e0 81 00 81 	brne	80009458 <__avr32_umod64+0x114>
8000935a:	16 38       	cp.w	r8,r11
8000935c:	e0 88 00 12 	brls	80009380 <__avr32_umod64+0x3c>
80009360:	f0 08 12 00 	clz	r8,r8
80009364:	c4 e0       	breq	80009400 <__avr32_umod64+0xbc>
80009366:	f6 08 09 46 	lsl	r6,r11,r8
8000936a:	f8 08 09 4c 	lsl	r12,r12,r8
8000936e:	f0 0b 11 20 	rsub	r11,r8,32
80009372:	f4 08 09 4e 	lsl	lr,r10,r8
80009376:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000937a:	f7 e6 10 06 	or	r6,r11,r6
8000937e:	c4 18       	rjmp	80009400 <__avr32_umod64+0xbc>
80009380:	58 08       	cp.w	r8,0
80009382:	c0 51       	brne	8000938c <__avr32_umod64+0x48>
80009384:	30 19       	mov	r9,1
80009386:	f2 08 0d 08 	divu	r8,r9,r8
8000938a:	10 9c       	mov	r12,r8
8000938c:	f8 08 12 00 	clz	r8,r12
80009390:	c0 31       	brne	80009396 <__avr32_umod64+0x52>
80009392:	18 16       	sub	r6,r12
80009394:	c3 68       	rjmp	80009400 <__avr32_umod64+0xbc>
80009396:	f0 03 11 20 	rsub	r3,r8,32
8000939a:	f4 03 0a 4b 	lsr	r11,r10,r3
8000939e:	f8 08 09 4c 	lsl	r12,r12,r8
800093a2:	ec 08 09 49 	lsl	r9,r6,r8
800093a6:	ec 03 0a 43 	lsr	r3,r6,r3
800093aa:	f7 e9 10 09 	or	r9,r11,r9
800093ae:	f8 05 16 10 	lsr	r5,r12,0x10
800093b2:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
800093b6:	e6 05 0d 02 	divu	r2,r3,r5
800093ba:	f2 0e 16 10 	lsr	lr,r9,0x10
800093be:	ec 02 02 4b 	mul	r11,r6,r2
800093c2:	fd e3 11 0e 	or	lr,lr,r3<<0x10
800093c6:	16 3e       	cp.w	lr,r11
800093c8:	c0 72       	brcc	800093d6 <__avr32_umod64+0x92>
800093ca:	18 0e       	add	lr,r12
800093cc:	18 3e       	cp.w	lr,r12
800093ce:	c0 43       	brcs	800093d6 <__avr32_umod64+0x92>
800093d0:	16 3e       	cp.w	lr,r11
800093d2:	fd dc e3 0e 	addcs	lr,lr,r12
800093d6:	fc 0b 01 03 	sub	r3,lr,r11
800093da:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
800093de:	e6 05 0d 02 	divu	r2,r3,r5
800093e2:	f3 e3 11 09 	or	r9,r9,r3<<0x10
800093e6:	a5 36       	mul	r6,r2
800093e8:	0c 39       	cp.w	r9,r6
800093ea:	c0 72       	brcc	800093f8 <__avr32_umod64+0xb4>
800093ec:	18 09       	add	r9,r12
800093ee:	18 39       	cp.w	r9,r12
800093f0:	c0 43       	brcs	800093f8 <__avr32_umod64+0xb4>
800093f2:	0c 39       	cp.w	r9,r6
800093f4:	f3 dc e3 09 	addcs	r9,r9,r12
800093f8:	f2 06 01 06 	sub	r6,r9,r6
800093fc:	f4 08 09 4e 	lsl	lr,r10,r8
80009400:	f8 0a 16 10 	lsr	r10,r12,0x10
80009404:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80009408:	ec 0a 0d 02 	divu	r2,r6,r10
8000940c:	fc 09 16 10 	lsr	r9,lr,0x10
80009410:	ea 02 02 4b 	mul	r11,r5,r2
80009414:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009418:	16 39       	cp.w	r9,r11
8000941a:	c0 72       	brcc	80009428 <__avr32_umod64+0xe4>
8000941c:	18 09       	add	r9,r12
8000941e:	18 39       	cp.w	r9,r12
80009420:	c0 43       	brcs	80009428 <__avr32_umod64+0xe4>
80009422:	16 39       	cp.w	r9,r11
80009424:	f3 dc e3 09 	addcs	r9,r9,r12
80009428:	f2 0b 01 0b 	sub	r11,r9,r11
8000942c:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009430:	f6 0a 0d 0a 	divu	r10,r11,r10
80009434:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80009438:	ea 0a 02 4a 	mul	r10,r5,r10
8000943c:	14 3e       	cp.w	lr,r10
8000943e:	c0 72       	brcc	8000944c <__avr32_umod64+0x108>
80009440:	18 0e       	add	lr,r12
80009442:	18 3e       	cp.w	lr,r12
80009444:	c0 43       	brcs	8000944c <__avr32_umod64+0x108>
80009446:	14 3e       	cp.w	lr,r10
80009448:	fd dc e3 0e 	addcs	lr,lr,r12
8000944c:	fc 0a 01 0a 	sub	r10,lr,r10
80009450:	30 0b       	mov	r11,0
80009452:	f4 08 0a 4a 	lsr	r10,r10,r8
80009456:	c7 b8       	rjmp	8000954c <__avr32_umod64+0x208>
80009458:	16 39       	cp.w	r9,r11
8000945a:	e0 8b 00 79 	brhi	8000954c <__avr32_umod64+0x208>
8000945e:	f2 09 12 00 	clz	r9,r9
80009462:	c1 21       	brne	80009486 <__avr32_umod64+0x142>
80009464:	10 3a       	cp.w	r10,r8
80009466:	5f 2b       	srhs	r11
80009468:	0a 31       	cp.w	r1,r5
8000946a:	5f ba       	srhi	r10
8000946c:	f7 ea 10 0a 	or	r10,r11,r10
80009470:	f2 0a 18 00 	cp.b	r10,r9
80009474:	c0 60       	breq	80009480 <__avr32_umod64+0x13c>
80009476:	fc 08 01 0c 	sub	r12,lr,r8
8000947a:	e2 05 01 46 	sbc	r6,r1,r5
8000947e:	18 9e       	mov	lr,r12
80009480:	0c 9b       	mov	r11,r6
80009482:	1c 9a       	mov	r10,lr
80009484:	c6 48       	rjmp	8000954c <__avr32_umod64+0x208>
80009486:	ea 09 09 4c 	lsl	r12,r5,r9
8000948a:	f2 06 11 20 	rsub	r6,r9,32
8000948e:	f6 09 09 4b 	lsl	r11,r11,r9
80009492:	f0 09 09 42 	lsl	r2,r8,r9
80009496:	ef 46 ff f4 	st.w	r7[-12],r6
8000949a:	f0 06 0a 48 	lsr	r8,r8,r6
8000949e:	18 48       	or	r8,r12
800094a0:	e2 06 0a 4c 	lsr	r12,r1,r6
800094a4:	f4 09 09 43 	lsl	r3,r10,r9
800094a8:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
800094ac:	f4 06 0a 4a 	lsr	r10,r10,r6
800094b0:	16 4a       	or	r10,r11
800094b2:	f0 0b 16 10 	lsr	r11,r8,0x10
800094b6:	f8 0b 0d 04 	divu	r4,r12,r11
800094ba:	f4 0c 16 10 	lsr	r12,r10,0x10
800094be:	08 91       	mov	r1,r4
800094c0:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
800094c4:	e8 0e 02 46 	mul	r6,r4,lr
800094c8:	0c 3c       	cp.w	r12,r6
800094ca:	c0 a2       	brcc	800094de <__avr32_umod64+0x19a>
800094cc:	20 11       	sub	r1,1
800094ce:	10 0c       	add	r12,r8
800094d0:	10 3c       	cp.w	r12,r8
800094d2:	c0 63       	brcs	800094de <__avr32_umod64+0x19a>
800094d4:	0c 3c       	cp.w	r12,r6
800094d6:	f7 b1 03 01 	sublo	r1,1
800094da:	f9 d8 e3 0c 	addcs	r12,r12,r8
800094de:	0c 1c       	sub	r12,r6
800094e0:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
800094e4:	f8 0b 0d 04 	divu	r4,r12,r11
800094e8:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
800094ec:	08 96       	mov	r6,r4
800094ee:	e8 0e 02 4e 	mul	lr,r4,lr
800094f2:	1c 3b       	cp.w	r11,lr
800094f4:	c0 a2       	brcc	80009508 <__avr32_umod64+0x1c4>
800094f6:	20 16       	sub	r6,1
800094f8:	10 0b       	add	r11,r8
800094fa:	10 3b       	cp.w	r11,r8
800094fc:	c0 63       	brcs	80009508 <__avr32_umod64+0x1c4>
800094fe:	1c 3b       	cp.w	r11,lr
80009500:	f7 b6 03 01 	sublo	r6,1
80009504:	f7 d8 e3 0b 	addcs	r11,r11,r8
80009508:	ed e1 11 01 	or	r1,r6,r1<<0x10
8000950c:	1c 1b       	sub	r11,lr
8000950e:	e2 02 06 40 	mulu.d	r0,r1,r2
80009512:	00 9e       	mov	lr,r0
80009514:	02 9c       	mov	r12,r1
80009516:	16 3c       	cp.w	r12,r11
80009518:	e0 8b 00 08 	brhi	80009528 <__avr32_umod64+0x1e4>
8000951c:	5f 06       	sreq	r6
8000951e:	06 30       	cp.w	r0,r3
80009520:	5f ba       	srhi	r10
80009522:	ed ea 00 0a 	and	r10,r6,r10
80009526:	c0 60       	breq	80009532 <__avr32_umod64+0x1ee>
80009528:	fc 02 01 04 	sub	r4,lr,r2
8000952c:	f8 08 01 4c 	sbc	r12,r12,r8
80009530:	08 9e       	mov	lr,r4
80009532:	e6 0e 01 0a 	sub	r10,r3,lr
80009536:	f6 0c 01 4c 	sbc	r12,r11,r12
8000953a:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000953e:	f8 09 0a 4b 	lsr	r11,r12,r9
80009542:	f4 09 0a 4a 	lsr	r10,r10,r9
80009546:	f8 01 09 4c 	lsl	r12,r12,r1
8000954a:	18 4a       	or	r10,r12
8000954c:	2f dd       	sub	sp,-12
8000954e:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80009600 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80009600:	c0 08       	rjmp	80009600 <_evba>
	...

80009604 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80009604:	c0 08       	rjmp	80009604 <_handle_TLB_Multiple_Hit>
	...

80009608 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80009608:	c0 08       	rjmp	80009608 <_handle_Bus_Error_Data_Fetch>
	...

8000960c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000960c:	c0 08       	rjmp	8000960c <_handle_Bus_Error_Instruction_Fetch>
	...

80009610 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80009610:	c0 08       	rjmp	80009610 <_handle_NMI>
	...

80009614 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80009614:	c0 08       	rjmp	80009614 <_handle_Instruction_Address>
	...

80009618 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80009618:	c0 08       	rjmp	80009618 <_handle_ITLB_Protection>
	...

8000961c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000961c:	c0 08       	rjmp	8000961c <_handle_Breakpoint>
	...

80009620 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80009620:	c0 08       	rjmp	80009620 <_handle_Illegal_Opcode>
	...

80009624 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80009624:	c0 08       	rjmp	80009624 <_handle_Unimplemented_Instruction>
	...

80009628 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80009628:	c0 08       	rjmp	80009628 <_handle_Privilege_Violation>
	...

8000962c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000962c:	c0 08       	rjmp	8000962c <_handle_Floating_Point>
	...

80009630 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80009630:	c0 08       	rjmp	80009630 <_handle_Coprocessor_Absent>
	...

80009634 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80009634:	c0 08       	rjmp	80009634 <_handle_Data_Address_Read>
	...

80009638 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80009638:	c0 08       	rjmp	80009638 <_handle_Data_Address_Write>
	...

8000963c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000963c:	c0 08       	rjmp	8000963c <_handle_DTLB_Protection_Read>
	...

80009640 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80009640:	c0 08       	rjmp	80009640 <_handle_DTLB_Protection_Write>
	...

80009644 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80009644:	c0 08       	rjmp	80009644 <_handle_DTLB_Modified>
	...

80009650 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80009650:	c0 08       	rjmp	80009650 <_handle_ITLB_Miss>
	...

80009660 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80009660:	c0 08       	rjmp	80009660 <_handle_DTLB_Miss_Read>
	...

80009670 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80009670:	c0 08       	rjmp	80009670 <_handle_DTLB_Miss_Write>
	...

80009700 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80009700:	c0 08       	rjmp	80009700 <_handle_Supervisor_Call>
80009702:	d7 03       	nop

80009704 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009704:	30 0c       	mov	r12,0
80009706:	fe b0 c8 55 	rcall	800027b0 <_get_interrupt_handler>
8000970a:	58 0c       	cp.w	r12,0
8000970c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009710:	d6 03       	rete

80009712 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009712:	30 1c       	mov	r12,1
80009714:	fe b0 c8 4e 	rcall	800027b0 <_get_interrupt_handler>
80009718:	58 0c       	cp.w	r12,0
8000971a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000971e:	d6 03       	rete

80009720 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009720:	30 2c       	mov	r12,2
80009722:	fe b0 c8 47 	rcall	800027b0 <_get_interrupt_handler>
80009726:	58 0c       	cp.w	r12,0
80009728:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000972c:	d6 03       	rete

8000972e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000972e:	30 3c       	mov	r12,3
80009730:	fe b0 c8 40 	rcall	800027b0 <_get_interrupt_handler>
80009734:	58 0c       	cp.w	r12,0
80009736:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000973a:	d6 03       	rete
8000973c:	d7 03       	nop
8000973e:	d7 03       	nop
80009740:	d7 03       	nop
80009742:	d7 03       	nop
80009744:	d7 03       	nop
80009746:	d7 03       	nop
80009748:	d7 03       	nop
8000974a:	d7 03       	nop
8000974c:	d7 03       	nop
8000974e:	d7 03       	nop
80009750:	d7 03       	nop
80009752:	d7 03       	nop
80009754:	d7 03       	nop
80009756:	d7 03       	nop
80009758:	d7 03       	nop
8000975a:	d7 03       	nop
8000975c:	d7 03       	nop
8000975e:	d7 03       	nop
80009760:	d7 03       	nop
80009762:	d7 03       	nop
80009764:	d7 03       	nop
80009766:	d7 03       	nop
80009768:	d7 03       	nop
8000976a:	d7 03       	nop
8000976c:	d7 03       	nop
8000976e:	d7 03       	nop
80009770:	d7 03       	nop
80009772:	d7 03       	nop
80009774:	d7 03       	nop
80009776:	d7 03       	nop
80009778:	d7 03       	nop
8000977a:	d7 03       	nop
8000977c:	d7 03       	nop
8000977e:	d7 03       	nop
80009780:	d7 03       	nop
80009782:	d7 03       	nop
80009784:	d7 03       	nop
80009786:	d7 03       	nop
80009788:	d7 03       	nop
8000978a:	d7 03       	nop
8000978c:	d7 03       	nop
8000978e:	d7 03       	nop
80009790:	d7 03       	nop
80009792:	d7 03       	nop
80009794:	d7 03       	nop
80009796:	d7 03       	nop
80009798:	d7 03       	nop
8000979a:	d7 03       	nop
8000979c:	d7 03       	nop
8000979e:	d7 03       	nop
800097a0:	d7 03       	nop
800097a2:	d7 03       	nop
800097a4:	d7 03       	nop
800097a6:	d7 03       	nop
800097a8:	d7 03       	nop
800097aa:	d7 03       	nop
800097ac:	d7 03       	nop
800097ae:	d7 03       	nop
800097b0:	d7 03       	nop
800097b2:	d7 03       	nop
800097b4:	d7 03       	nop
800097b6:	d7 03       	nop
800097b8:	d7 03       	nop
800097ba:	d7 03       	nop
800097bc:	d7 03       	nop
800097be:	d7 03       	nop
800097c0:	d7 03       	nop
800097c2:	d7 03       	nop
800097c4:	d7 03       	nop
800097c6:	d7 03       	nop
800097c8:	d7 03       	nop
800097ca:	d7 03       	nop
800097cc:	d7 03       	nop
800097ce:	d7 03       	nop
800097d0:	d7 03       	nop
800097d2:	d7 03       	nop
800097d4:	d7 03       	nop
800097d6:	d7 03       	nop
800097d8:	d7 03       	nop
800097da:	d7 03       	nop
800097dc:	d7 03       	nop
800097de:	d7 03       	nop
800097e0:	d7 03       	nop
800097e2:	d7 03       	nop
800097e4:	d7 03       	nop
800097e6:	d7 03       	nop
800097e8:	d7 03       	nop
800097ea:	d7 03       	nop
800097ec:	d7 03       	nop
800097ee:	d7 03       	nop
800097f0:	d7 03       	nop
800097f2:	d7 03       	nop
800097f4:	d7 03       	nop
800097f6:	d7 03       	nop
800097f8:	d7 03       	nop
800097fa:	d7 03       	nop
800097fc:	d7 03       	nop
800097fe:	d7 03       	nop
