INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/stream_kernels_single
	Log files: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs/stream_kernels_single
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/xilinx_tmp_compile/stream_kernels_single.xo.compile_summary, at Sun Nov 28 21:42:13 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Nov 28 21:42:13 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/stream_kernels_single/v++_compile_stream_kernels_single_guidance.html', at Sun Nov 28 21:42:14 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'calc_0'

===>The following messages were generated while  performing high-level synthesis for kernel: calc_0 Log file: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/stream_kernels_single/calc_0/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'Loop 1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'Loop 1.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1.2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'Loop 1.2'
INFO: [v++ 204-61] Pipelining loop 'Loop 1.3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1.3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/stream_kernels_single/system_estimate_stream_kernels_single.xtxt
INFO: [v++ 60-586] Created xilinx_tmp_compile/stream_kernels_single.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/xilinx_tmp_compile/stream_kernels_single.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 39s
