http://scholar.google.com/scholar?hl=en&q=Arunachalam+Annamalai%2C+Rance+Rodrigues%2C+Israel+Koren%2C+and+Sandip+Kundu.+2013.+An+opportunistic+prediction-based+thread+scheduling+to+maximize+throughput%2Fwatt+in+AMPs.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9913%29.+63%2D%2D72.+
http://scholar.google.com/scholar?hl=en&q=Murali+Annavaram%2C+Ed+Grochowski%2C+and+John+Shen.+2005.+Mitigating+Amdahl%E2%80%99s+law+through+EPI+throttling.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9905%29.+298%2D%2D309.+10.1109%2FISCA.2005.36+
http://scholar.google.com/scholar?hl=en&q=Amin+Ansari%2C+Shuguang+Feng%2C+Shantanu+Gupta%2C+Josep+Torrellas%2C+and+Scott+Mahlke.+2013.+Illusionist%3A+Transforming+lightweight+cores+into+aggressive+cores+on+demand.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9913%29.+436%2D%2D447.+10.1109%2FHPCA.2013.6522339+
http://scholar.google.com/scholar?hl=en&q=ARM.+2015a.+big.LITTLE+Technology.+Retrieved+December+29%2C+2015%2C+from+http%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Ftechnologies%2Fbiglittleprocessing.php.
http://scholar.google.com/scholar?hl=en&q=ARM.+2015b.+Cortex-A+Series+Processors.+Retrieved+December+29%2C+2015%2C+from+http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.set.cortexa%2Findex.html.
http://scholar.google.com/scholar?hl=en&q=Saisanthosh+Balakrishnan%2C+Ravi+Rajwar%2C+Mike+Upton%2C+and+Konrad+Lai.+2005.+The+impact+of+performance+asymmetry+in+emerging+multicore+architectures.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9905%29.+506%2D%2D517.+10.1109%2FISCA.2005.51+
http://scholar.google.com/scholar?hl=en&q=Antonio+Barbalace%2C+Marina+Sadini%2C+Saif+Ansary%2C+Christopher+Jelesnianski%2C+Akshay+Ravichandran%2C+Cagil+Kendir%2C+Alastair+Murray%2C+and+Binoy+Ravindran.+2015.+Popcorn%3A+Bridging+the+programmability+gap+in+heterogeneous-ISA+platforms.+In+Proceedings+of+the+European+Conference+on+Computer+Systems+%28EuroSys%E2%80%9915%29.+29%3A1%2D%2D29%3A16.+10.1145%2F2741948.2741962+
http://scholar.google.com/scholar?hl=en&q=Michela+Becchi+and+Patrick+Crowley.+2006.+Dynamic+thread+assignment+on+heterogeneous+multiprocessor+architectures.+In+Proceedings+of+the+Computing+Frontiers+Conference+%28CF%E2%80%9906%29.+29%2D%2D40.+10.1145%2F1128022.1128029+
http://scholar.google.com/scholar?hl=en&q=Jeffery+Brown%2C+Leo+Porter%2C+and+Dean+M.+Tullsen.+2011.+Fast+thread+migration+via+cache+working+set+prediction.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9911%29.+193%2D%2D204.+
http://scholar.google.com/scholar?hl=en&q=Ting+Cao%2C+Stephen+M.+Blackburn%2C+Tiejun+Gao%2C+and+Kathryn+S.+McKinley.+2012.+The+yin+and+yang+of+power+and+performance+for+asymmetric+hardware+and+managed+software.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9912%29.+225%2D%2D236.+
http://scholar.google.com/scholar?hl=en&q=Jian+Chen+and+Lizy+Kurian+John.+2008.+Energy-aware+application+scheduling+on+a+heterogeneous+multi-core+system.+In+Proceedings+of+the+International+Symposium+on+Workload+Characterization+%28IISWC%E2%80%9908%29.+5%2D%2D13.
http://scholar.google.com/scholar?hl=en&q=Jian+Chen+and+Lizy+Kurian+John.+2009.+Efficient+program+scheduling+for+heterogeneous+multi-core+processors.+In+Proceedings+of+the+Design+Automation+Conference+%28DAC%E2%80%9909%29.+927%2D%2D930.+10.1145%2F1629911.1630149+
http://scholar.google.com/scholar?hl=en&q=Quan+Chen+and+Minyi+Guo.+2014.+Adaptive+workload-aware+task+scheduling+for+single-ISA+asymmetric+multicore+architectures.+ACM+Transactions+on+Architecture+and+Code+Optimization+11%2C+1%2C+8%3A1%2D%2D8%3A25.+10.1145%2F2579674+
http://scholar.google.com/scholar?hl=en&q=Nagabhushan+Chitlur%2C+Ganapati+Srinivasa%2C+Scott+Hahn%2C+Pragya+K.+Gupta%2C+Dheeraj+Reddy%2C+David+Koufaty%2C+Paul+Brett%2C+Abirami+Prabhakaran%2C+Li+Zhao%2C+Nelson+Ijih%2C+Suchit+Subhaschandra%2C+Sabina+Grover%2C+Xiaowei+Jiang%2C+and+Ravi+Iyer.+2012.+QuickIA%3A+Exploring+heterogeneous+architectures+on+real+prototypes.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9912%29.+1%2D%2D8.+10.1109%2FHPCA.2012.6169046+
http://scholar.google.com/scholar?hl=en&q=Jih-Ching+Chiu%2C+Yu-Liang+Chou%2C+and+Po-Kai+Chen.+2010.+Hyperscalar%3A+A+novel+dynamically+reconfigurable+multi-core+architecture.+In+Proceedings+of+the+International+Conference+on+Parallel+Processing+%28ICPP%E2%80%9910%29.+277%2D%2D286.+10.1109%2FICPP.2010.35+
http://scholar.google.com/scholar?hl=en&q=CNXSoft.+2014.+ARM+Cortex+A15%2FA17+SoCs+Comparison%E2%80%94Nvidia+Tegra+K1+vs+Samsung+Exynos+5422+vs+Rockchip+RK3288+vs+AllWinner+A80.+Retrieved+December+29%2C+2015%2C+from+http%3A%2F%2Fwww.cnx-software.com%2F2014%2F05%2F21%2Fcomparison-nvidia-tegra-k1-samsung-exynos-5422-rockchip-rk3288-allwinner-a80%2F.
http://scholar.google.com/scholar?hl=en&q=Jason+Cong+and+Bo+Yuan.+2012.+Energy-efficient+scheduling+on+heterogeneous+multi-core+architectures.+In+Proceedings+of+the+International+Symposium+on+Low+Power+Electronics+and+Design+%28ISLPED%E2%80%9912%29.+345%2D%2D350.+10.1145%2F2333660.2333737+
http://scholar.google.com/scholar?hl=en&q=Matthew+DeVuyst%2C+Ashish+Venkat%2C+and+Dean+M.+Tullsen.+2012.+Execution+migration+in+a+heterogeneous-ISA+chip+multiprocessor.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9912%29.+261%2D%2D272.+10.1145%2F2150976.2151004+
http://scholar.google.com/scholar?hl=en&q=Stijn+Eyerman+and+Lieven+Eeckhout.+2010.+Modeling+critical+sections+in+Amdahl%E2%80%99s+law+and+its+implications+for+multicore+design.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9910%29.+362%2D%2D370.+10.1145%2F1815961.1816011+
http://scholar.google.com/scholar?hl=en&q=Stijn+Eyerman+and+Lieven+Eeckhout.+2014.+The+benefit+of+SMT+in+the+multi-core+era%3A+Flexibility+towards+degrees+of+thread-level+parallelism.+ACM+SIGARCH+Computer+Architecture+News+42%2C+1%2C+591%2D%2D606.+10.1145%2F2644865.2541954+
http://scholar.google.com/scholar?hl=en&q=Chris+Fallin%2C+Chris+Wilkerson%2C+and+Onur+Mutlu.+2014.+The+heterogeneous+block+architecture.+In+Proceedings+of+the+International+Conference+on+Computer+Design+%28ICCD%E2%80%9914%29.+386%2D%2D393.
http://scholar.google.com/scholar?hl=en&q=Andrei+Frumusanu+and+Ryan+Smith.+2015.+ARM+A53%2FA57%2FT760+Investigated%E2%80%94Samsung+Galaxy+Note+4+Exynos+Review.+Retrieved+December+29%2C+2015%2C+from+http%3A%2F%2Fwww.anandtech.com%2Fshow%2F8718%2Fthe-samsung-galaxy-note-4-exynos-rev+iew%2F6.
http://scholar.google.com/scholar?hl=en&q=Giorgis+Georgakoudis%2C+Dimitrios+S.+Nikolopoulos%2C+and+Spyros+Lalis.+2013.+Fast+dynamic+binary+rewriting+to+support+thread+migration+in+shared-ISA+asymmetric+multicores.+In+Proceedings+of+the+International+Workshop+on+Code+Optimisation+for+Multi+and+Many+Cores+%28COSMIC%E2%80%9913%29.+4%3A1%2D%2D4%3A10.+10.1145%2F2446920.2446924+
http://scholar.google.com/scholar?hl=en&q=Dan+Gibson+and+David+A.+Wood.+2010.+Forwardflow%3A+A+scalable+core+for+power-constrained+CMPs.+ACM+SIGARCH+Computer+Architecture+News+38%2C+14%2D%2D25.+10.1145%2F1816038.1815966+
http://scholar.google.com/scholar?hl=en&q=Lori+Gil.+2015.+NVIDIAs+Tegra+X1+Crushes+the+Competition.+Retrieved+December+29%2C+2015%2C+from+http%3A%2F%2Fliliputing.com%2F2015%2F02%2Fnvidias-tegra-x1-crushes-the-competition.html.
http://scholar.google.com/scholar?hl=en&q=Ryan+E.+Grant+and+Ahmad+Afsahi.+2006.+Power-performance+efficiency+of+asymmetric+multiprocessors+for+multi-threaded+scientific+applications.+In+Proceedings+of+the+International+Parallel+and+Distributed+Processing+Symposium+%28IPDPS%E2%80%9906%29.+
http://scholar.google.com/scholar?hl=en&q=Ed+Grochowski%2C+Ronny+Ronen%2C+John+Shen%2C+and+Hong+Wang.+2004.+Best+of+both+latency+and+throughput.+In+Proceedings+of+the+IEEE+International+Conference+on+Computer+Design+%28ICCD%E2%80%9904%29.+236%2D%2D243.+
http://scholar.google.com/scholar?hl=en&q=Michael+Gschwind%2C+H.+Peter+Hofstee%2C+Brian+Flachs%2C+Martin+Hopkins%2C+Yukio+Watanabe%2C+and+Takeshi+Yamazaki.+2006.+Synergistic+processing+in+Cell%E2%80%99s+multicore+architecture.+IEEE+Micro+26%2C+2%2C+10%2D%2D24.+10.1109%2FMM.2006.41+
http://scholar.google.com/scholar?hl=en&q=Divya+P.+Gulati%2C+Changkyu+Kim%2C+Simha+Sethumadhavan%2C+Stephen+W.+Keckler%2C+and+Doug+Burger.+2008.+Multitasking+workload+scheduling+on+flexible-core+chip+multiprocessors.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9908%29.+187%2D%2D196.+10.1145%2F1454115.1454142+
http://scholar.google.com/scholar?hl=en&q=Shantanu+Gupta%2C+Shuguang+Feng%2C+Amin+Ansari%2C+and+Scott+Mahlke.+2010.+Erasing+core+boundaries+for+robust+and+configurable+performance.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9910%29.+325%2D%2D336.+10.1109%2FMICRO.2010.30+
http://scholar.google.com/scholar?hl=en&q=Vishal+Gupta+and+Ripal+Nathuji.+2010.+Analyzing+performance+asymmetric+multicore+processors+for+latency+sensitive+datacenter+applications.+In+Proceedings+of+the+Workshop+on+Power+Aware+Computing+and+Systems+%28HotPower%E2%80%9910%29.+1%2D%2D8.+
http://scholar.google.com/scholar?hl=en&q=Anthony+Gutierrez%2C+Ronald+G.+Dreslinski%2C+and+Trevor+Mudge.+2014.+Evaluating+private+vs.+shared+last-level+caches+for+energy+efficiency+in+asymmetric+multi-cores.+In+Proceedings+of+the+International+Conference+on+Embedded+Computer+Systems%3A+Architectures%2C+Modeling%2C+and+Simulation+%28SAMOS%E2%80%9914%29.+191%2D%2D198.
http://scholar.google.com/scholar?hl=en&q=Mark+D.+Hill+and+Michael+R.+Marty.+2008.+Amdahl%E2%80%99s+law+in+the+multicore+era.+IEEE+Computer+7%2C+33%2D%2D38.+10.1109%2FMC.2008.209+
http://scholar.google.com/scholar?hl=en&q=Houman+Homayoun%2C+Vasileios+Kontorinis%2C+Amirali+Shayan%2C+Ta-Wei+Lin%2C+and+Dean+M.+Tullsen.+2012.+Dynamically+heterogeneous+cores+through+3D+resource+pooling.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9912%29.+1%2D%2D12.+10.1109%2FHPCA.2012.6169037+
http://scholar.google.com/scholar?hl=en&q=Tomas+Hruby%2C+Herbert+Bos%2C+and+Andrew+S.+Tanenbaum.+2013.+When+slower+is+faster%3A+On+heterogeneous+multicores+for+reliable+systems.+In+Proceedings+of+the+USENIX+Annual+Technical+Conference+%28ATC%E2%80%9913%29.+255%2D%2D266.+
http://scholar.google.com/scholar?hl=en&q=Ineda.+2015.+Ineda+Dhanush+Wearable+Processing+Unit.
http://scholar.google.com/scholar?hl=en&q=Engin+Ipek%2C+Meyrem+Kirman%2C+Nevin+Kirman%2C+and+Jose+F.+Martinez.+2007.+Core+fusion%3A+Accommodating+software+diversity+in+chip+multiprocessors.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9907%29.+186%2D%2D197.+10.1145%2F1250662.1250686+
http://scholar.google.com/scholar?hl=en&q=Brian+Jeff.+2012.+Big.LITTLE+system+architecture+from+ARM%3A+Saving+power+through+heterogeneous+multiprocessing+and+task+context+migration.+In+Proceedings+of+the+ACM+Design+Automation+Conference+%28DAC%E2%80%9912%29.
http://scholar.google.com/scholar?hl=en&q=Jos%C3%A9+A.+Joao%2C+M.+Aater+Suleman%2C+Onur+Mutlu%2C+and+Yale+N.+Patt.+2012.+Bottleneck+identification+and+scheduling+in+multithreaded+applications.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9912%29.+223%2D%2D234.+10.1145%2F2150976.2151001+
http://scholar.google.com/scholar?hl=en&q=Jos%C3%A9+A.+Joao%2C+M.+Aater+Suleman%2C+Onur+Mutlu%2C+and+Yale+N.+Patt.+2013.+Utility-based+acceleration+of+multithreaded+applications+on+asymmetric+CMPs.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9913%29.+154%2D%2D165.+10.1145%2F2485922.2485936+
http://scholar.google.com/scholar?hl=en&q=B.+H.+H.+Juurlink+and+C.+H.+Meenderinck.+2012.+Amdahl%E2%80%99s+law+for+predicting+the+future+of+multicores+considered+harmful.+ACM+SIGARCH+Computer+Architecture+News+40%2C+2%2C+1%2D%2D9.+10.1145%2F2234336.2234338+
http://scholar.google.com/scholar?hl=en&q=Vahid+Kazempour%2C+Ali+Kamali%2C+and+Alexandra+Fedorova.+2010.+AASH%3A+An+asymmetry-aware+scheduler+for+hypervisors.+ACM+SIGPLAN+Notices+45%2C+7%2C+85%2D%2D96.+10.1145%2F1837854.1736011+
http://scholar.google.com/scholar?hl=en&q=Omer+Khan+and+Sandip+Kundu.+2010.+A+self-adaptive+scheduler+for+asymmetric+multi-cores.+In+Proceedings+of+the+ACM+Great+Lakes+Symposium+on+VLSI+%28GLSVLSI%E2%80%9910%29.+397%2D%2D400.+10.1145%2F1785481.1785573+
http://scholar.google.com/scholar?hl=en&q=Khubaib+Khubaib%2C+M.+Aater+Suleman%2C+Milad+Hashemi%2C+Chris+Wilkerson%2C+and+Yale+N.+Patt.+2012.+MorphCore%3A+An+energy-efficient+microarchitecture+for+high+performance+ILP+and+high+throughput+TLP.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9912%29.+305%2D%2D316.+10.1109%2FMICRO.2012.36+
http://scholar.google.com/scholar?hl=en&q=Changkyu+Kim%2C+Simha+Sethumadhavan%2C+Madhu+S.+Govindan%2C+Nitya+Ranganathan%2C+Divya+Gulati%2C+Doug+Burger%2C+and+Stephen+W.+Keckler.+2007.+Composable+lightweight+processors.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9907%29.+381%2D%2D394.+10.1109%2FMICRO.2007.10+
http://scholar.google.com/scholar?hl=en&q=Jun+Kim%2C+Joonwon+Lee%2C+and+Jinkyu+Jeong.+2015.+Exploiting+asymmetric+CPU+performance+for+fast+startup+of+subsystem+in+mobile+smart+devices.+IEEE+Transactions+on+Consumer+Electronics+61%2C+1%2C+103%2D%2D111.
http://scholar.google.com/scholar?hl=en&q=Myungsun+Kim%2C+Kibeom+Kim%2C+James+R.+Geraci%2C+and+Seongsoo+Hong.+2014.+Utilization-aware+load+balancing+for+the+energy+efficient+operation+of+the+big.LITTLE+processor.+In+Proceedings+of+the+Conference+on+Design%2C+Automation%2C+and+Test+in+Europe+%28DATE%E2%80%9914%29.+223%3A1%2D%2D223%3A4.+
http://scholar.google.com/scholar?hl=en&q=Byeong-Moon+Ko%2C+Joonwon+Lee%2C+and+Heeseung+Jo.+2012.+AMP+aware+core+allocation+scheme+for+mobile+devices.+In+Proceedings+of+the+IEEE+Spring+Congress+on+Engineering+and+Technology+%28S-CET%E2%80%9912%29.+1%2D%2D4.
http://scholar.google.com/scholar?hl=en&q=David+Koufaty%2C+Dheeraj+Reddy%2C+and+Scott+Hahn.+2010.+Bias+scheduling+in+heterogeneous+multi-core+architectures.+In+Proceedings+of+the+European+Conference+on+Computer+Systems+%28EuroSys%E2%80%9910%29.+125%2D%2D138.+10.1145%2F1755913.1755928+
http://scholar.google.com/scholar?hl=en&q=Rakesh+Kumar%2C+Keith+I.+Farkas%2C+Norman+P.+Jouppi%2C+Parthasarathy+Ranganathan%2C+and+Dean+M.+Tullsen.+2003.+Single-ISA+heterogeneous+multi-core+architectures%3A+The+potential+for+processor+power+reduction.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9903%29.+81%2D%2D92.+
http://scholar.google.com/scholar?hl=en&q=Rakesh+Kumar%2C+Norman+P.+Jouppi%2C+and+Dean+M.+Tullsen.+2004a.+Conjoined-core+chip+multiprocessing.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9904%29.+195%2D%2D206.+10.1109%2FMICRO.2004.12+
http://scholar.google.com/scholar?hl=en&q=Rakesh+Kumar%2C+Dean+M.+Tullsen%2C+and+Norman+P.+Jouppi.+2006.+Core+architecture+optimization+for+heterogeneous+chip+multiprocessors.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9906%29.+23%2D%2D32.+10.1145%2F1152154.1152162+
http://scholar.google.com/scholar?hl=en&q=Rakesh+Kumar%2C+Dean+M.+Tullsen%2C+Parthasarathy+Ranganathan%2C+Norman+P.+Jouppi%2C+and+Keith+I.+Farkas.+2004b.+Single-ISA+heterogeneous+multi-core+architectures+for+multithreaded+workload+performance.+ACM+SIGARCH+Computer+Architecture+News+32%2C+64.+10.1145%2F1028176.1006707+
http://scholar.google.com/scholar?hl=en&q=Youngjin+Kwon%2C+Changdae+Kim%2C+Seungryoul+Maeng%2C+and+Jaehyuk+Huh.+2011.+Virtualizing+performance+asymmetric+multi-core+systems.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9911%29.+45%2D%2D56.+10.1145%2F2000064.2000071+
http://scholar.google.com/scholar?hl=en&q=Nagesh+B.+Lakshminarayana+and+Hyesoon+Kim.+2008.+Understanding+performance%2C+power+and+energy+behavior+in+asymmetric+multiprocessors.+In+Proceedings+of+the+International+Conference+on+Computer+Design+%28ICCD%E2%80%9908%29.+471%2D%2D477.
http://scholar.google.com/scholar?hl=en&q=Nagesh+B.+Lakshminarayana%2C+Jaekyu+Lee%2C+and+Hyesoon+Kim.+2009.+Age+based+scheduling+for+asymmetric+multiprocessors.+In+Proceedings+of+the+Conference+on+High+Performance+Computing+Networking%2C+Storage%2C+and+Analysis+%28SC%E2%80%9909%29.+25%3A1%2D%2D25%3A12.+10.1145%2F1654059.1654085+
http://scholar.google.com/scholar?hl=en&q=Tong+Li%2C+Dan+Baumberger%2C+David+A.+Koufaty%2C+and+Scott+Hahn.+2007.+Efficient+operating+system+scheduling+for+performance-asymmetric+multi-core+architectures.+In+Proceedings+of+the+ACM%2FIEEE+Conference+on+Supercomputing+%28SC%E2%80%9907%29.+53%3A1%2D%2D53%3A11.+10.1145%2F1362622.1362694+
http://scholar.google.com/scholar?hl=en&q=Tong+Li%2C+Paul+Brett%2C+Rob+Knauerhase%2C+David+Koufaty%2C+Dheeraj+Reddy%2C+and+Scott+Hahn.+2010.+Operating+system+support+for+overlapping-ISA+heterogeneous+multi-core+architectures.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9910%29.+1%2D%2D12.
http://scholar.google.com/scholar?hl=en&q=Felix+Xiaozhu+Lin%2C+Zhen+Wang%2C+Robert+LiKamWa%2C+and+Lin+Zhong.+2012.+Reflex%3A+Using+low-power+processors+in+smartphones+without+knowing+them.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9912%29.+13%2D%2D24.+10.1145%2F2150976.2150979+
http://scholar.google.com/scholar?hl=en&q=Felix+Xiaozhu+Lin%2C+Zhen+Wang%2C+and+Lin+Zhong.+2014.+K2%3A+A+mobile+operating+system+for+heterogeneous+coherence+domains.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9914%29.+285%2D%2D300.+10.1145%2F2541940.2541975+
http://scholar.google.com/scholar?hl=en&q=Guangshuo+Liu%2C+Jinpyo+Park%2C+and+Diana+Marculescu.+2013.+Dynamic+thread+mapping+for+high-performance%2C+power-efficient+heterogeneous+many-core+systems.+In+Proceedings+of+the+International+Conference+on+Computer+Design+%28ICCD%E2%80%9913%29.+54%2D%2D61.
http://scholar.google.com/scholar?hl=en&q=Andrew+Lukefahr%2C+Shruti+Padmanabha%2C+Reetuparna+Das%2C+Ronald+Dreslinski+Jr.%2C+Thomas+F.+Wenisch%2C+and+Scott+Mahlke.+2014.+Heterogeneous+microarchitectures+trump+voltage+scaling+for+low-power+cores.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+%28PACT%E2%80%9914%29.+237%2D%2D250.+10.1145%2F2628071.2628078+
http://scholar.google.com/scholar?hl=en&q=Andrew+Lukefahr%2C+Shruti+Padmanabha%2C+Reetuparna+Das%2C+Faissal+M.+Sleiman%2C+Ronald+Dreslinski%2C+Thomas+F.+Wenisch%2C+and+Scott+Mahlke.+2012.+Composite+cores%3A+Pushing+heterogeneity+into+a+core.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9912%29.+317%2D%2D328.+10.1109%2FMICRO.2012.37+
http://scholar.google.com/scholar?hl=en&q=Yangchun+Luo%2C+Venkatesan+Packirisamy%2C+Wei-Chung+Hsu%2C+and+Antonia+Zhai.+2010.+Energy+efficient+speculative+threads%3A+Dynamic+thread+allocation+in+same-ISA+heterogeneous+multicore+systems.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+%28PACT%E2%80%9910%29.+453%2D%2D464.+10.1145%2F1854273.1854329+
http://scholar.google.com/scholar?hl=en&q=Daniel+Lustig%2C+Caroline+Trippel%2C+Michael+Pellauer%2C+and+Margaret+Martonosi.+2015.+ArMOR%3A+Defending+against+memory+consistency+model+mismatches+in+heterogeneous+architectures.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9915%29.+388%2D%2D400.+10.1145%2F2749469.2750378+
