============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Oct 09 2025  12:35:41 am
  Module:                 neuron_intra_Nbits
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6670 ps) Setup Check with Pin Out_reg[61]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[61]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7093__5526/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[61]/D   <<<     -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------

