============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 21 2019  07:22:42 pm
  Module:                 MultBlock
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                       launch                                   0 R 
(MultBlock.sdc_line_11_29_1)      ext delay                     +100     100 F 
X[2]                              in port        10 150.7    0    +0     100 F 
csa_tree_add_47_23_groupi/in_2[4] 
  g1510__8867/A                                                   +0     100   
  g1510__8867/Z                   XOR2_C          2  31.9  172  +143     243 F 
  g1506__6179/B                                                   +0     243   
  g1506__6179/Z                   XOR2_C          1  21.1  198  +156     400 R 
  g1369__3779/A                                                   +0     400   
  g1369__3779/COUT                ADDF_E          1  19.8  109  +229     629 R 
  g1368__4599/CIN                                                 +0     629   
  g1368__4599/COUT                ADDF_E          1  19.8  109  +152     781 R 
  g1367__3717/CIN                                                 +0     781   
  g1367__3717/COUT                ADDF_E          1  19.8  109  +152     933 R 
  g1366__1377/CIN                                                 +0     933   
  g1366__1377/COUT                ADDF_E          1  19.8  109  +152    1086 R 
  g1365__8867/CIN                                                 +0    1086   
  g1365__8867/COUT                ADDF_E          1  19.8  109  +152    1238 R 
  g1364__7654/CIN                                                 +0    1238   
  g1364__7654/COUT                ADDF_E          1  19.8  109  +152    1390 R 
  g1363__7557/CIN                                                 +0    1390   
  g1363__7557/COUT                ADDF_E          1  19.8  109  +152    1542 R 
  g1362__7837/CIN                                                 +0    1542   
  g1362__7837/COUT                ADDF_E          1  19.8  109  +152    1694 R 
  g1361__6179/CIN                                                 +0    1694   
  g1361__6179/COUT                ADDF_E          1  19.8  109  +152    1846 R 
  g1360__1279/CIN                                                 +0    1846   
  g1360__1279/COUT                ADDF_E          1  19.8  109  +152    1999 R 
  g1359__3457/CIN                                                 +0    1999   
  g1359__3457/COUT                ADDF_E          1  19.8  109  +152    2151 R 
  g1358__9771/CIN                                                 +0    2151   
  g1358__9771/COUT                ADDF_E          1  19.8  109  +152    2303 R 
  g1357__2005/CIN                                                 +0    2303   
  g1357__2005/COUT                ADDF_E          1  19.8  109  +152    2455 R 
  g1356__1122/CIN                                                 +0    2455   
  g1356__1122/COUT                ADDF_E          1  19.8  109  +152    2608 R 
  g1355__2001/CIN                                                 +0    2608   
  g1355__2001/COUT                ADDF_E          1  19.8  109  +152    2760 R 
  g1354__5927/CIN                                                 +0    2760   
  g1354__5927/COUT                ADDF_E          1  19.8  109  +152    2912 R 
  g1353__6789/CIN                                                 +0    2912   
  g1353__6789/COUT                ADDF_E          1  19.8  109  +152    3064 R 
  g1352__1591/CIN                                                 +0    3064   
  g1352__1591/COUT                ADDF_E          1  19.8  109  +152    3216 R 
  g1351__9719/CIN                                                 +0    3216   
  g1351__9719/COUT                ADDF_E          1  19.8  109  +152    3368 R 
  g1350__3377/CIN                                                 +0    3368   
  g1350__3377/COUT                ADDF_E          1  19.8  109  +152    3521 R 
  g1349__9867/CIN                                                 +0    3521   
  g1349__9867/COUT                ADDF_E          1  19.8  109  +152    3673 R 
  g1348__7765/CIN                                                 +0    3673   
  g1348__7765/COUT                ADDF_E          1  19.8  109  +152    3825 R 
  g1347__7547/CIN                                                 +0    3825   
  g1347__7547/COUT                ADDF_E          1  19.8  109  +152    3977 R 
  g1346__2833/CIN                                                 +0    3977   
  g1346__2833/COUT                ADDF_E          1  19.8  109  +152    4130 R 
  g1345__2006/CIN                                                 +0    4130   
  g1345__2006/COUT                ADDF_E          1  19.8  109  +152    4282 R 
  g1344__1297/CIN                                                 +0    4282   
  g1344__1297/COUT                ADDF_E          1  19.8  109  +152    4434 R 
  g1343__1237/CIN                                                 +0    4434   
  g1343__1237/COUT                ADDF_E          1  20.6  112  +154    4588 R 
  g1342__2007/B                                                   +0    4588   
  g1342__2007/Z                   XNOR2_C         1  18.2  152  +113    4700 F 
csa_tree_add_47_23_groupi/out_0[30] 
add_49_23_g1418__9719/B                                           +0    4700   
add_49_23_g1418__9719/Z           XOR2_C          1  16.7  173  +140    4840 R 
add_49_23_g1387__7765/A                                           +0    4840   
add_49_23_g1387__7765/Z           XOR2_C          1   8.8  140  +111    4951 R 
Y[31]                        <<<  out port                        +0    4951 R 
(MultBlock.sdc_line_12)           ext delay                     +200    5151 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                       capture                              20000 R 
-------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   14849ps 
Start-point  : X[2]
End-point    : Y[31]
