<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/uvd_v2_2.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - uvd_v2_2.c<span style="font-size: 80%;"> (source / <a href="uvd_v2_2.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">69</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2013 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Christian KÃ¶nig &lt;christian.koenig@amd.com&gt;
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      26 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;rv770d.h&quot;
<span class="lineNum">      29 </span>            : 
<span class="lineNum">      30 </span>            : /**
<span class="lineNum">      31 </span>            :  * uvd_v2_2_fence_emit - emit an fence &amp; trap command
<span class="lineNum">      32 </span>            :  *
<span class="lineNum">      33 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      34 </span>            :  * @fence: fence to emit
<span class="lineNum">      35 </span>            :  *
<a name="36"><span class="lineNum">      36 </span>            :  * Write a fence and a trap command to the ring.</a>
<span class="lineNum">      37 </span>            :  */
<span class="lineNum">      38 </span><span class="lineNoCov">          0 : void uvd_v2_2_fence_emit(struct radeon_device *rdev,</span>
<span class="lineNum">      39 </span>            :                          struct radeon_fence *fence)
<span class="lineNum">      40 </span>            : {
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[fence-&gt;ring];</span>
<span class="lineNum">      42 </span><span class="lineNoCov">          0 :         uint64_t addr = rdev-&gt;fence_drv[fence-&gt;ring].gpu_addr;</span>
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_CONTEXT_ID, 0));</span>
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, fence-&gt;seq);</span>
<span class="lineNum">      46 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA0, 0));</span>
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, lower_32_bits(addr));</span>
<span class="lineNum">      48 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA1, 0));</span>
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, upper_32_bits(addr) &amp; 0xff);</span>
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_CMD, 0));</span>
<span class="lineNum">      51 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">      52 </span>            : 
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA0, 0));</span>
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA1, 0));</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_CMD, 0));</span>
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 2);</span>
<span class="lineNum">      59 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span>            : /**
<span class="lineNum">      62 </span>            :  * uvd_v2_2_semaphore_emit - emit semaphore command
<span class="lineNum">      63 </span>            :  *
<span class="lineNum">      64 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      65 </span>            :  * @ring: radeon_ring pointer
<span class="lineNum">      66 </span>            :  * @semaphore: semaphore to emit commands for
<span class="lineNum">      67 </span>            :  * @emit_wait: true if we should emit a wait command
<span class="lineNum">      68 </span>            :  *
<a name="69"><span class="lineNum">      69 </span>            :  * Emit a semaphore command (either wait or signal) to the UVD ring.</a>
<span class="lineNum">      70 </span>            :  */
<span class="lineNum">      71 </span><span class="lineNoCov">          0 : bool uvd_v2_2_semaphore_emit(struct radeon_device *rdev,</span>
<span class="lineNum">      72 </span>            :                              struct radeon_ring *ring,
<span class="lineNum">      73 </span>            :                              struct radeon_semaphore *semaphore,
<span class="lineNum">      74 </span>            :                              bool emit_wait)
<span class="lineNum">      75 </span>            : {
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :         uint64_t addr = semaphore-&gt;gpu_addr;</span>
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_SEMA_ADDR_LOW, 0));</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (addr &gt;&gt; 3) &amp; 0x000FFFFF);</span>
<span class="lineNum">      80 </span>            : 
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_SEMA_ADDR_HIGH, 0));</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (addr &gt;&gt; 23) &amp; 0x000FFFFF);</span>
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_SEMA_CMD, 0));</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, emit_wait ? 1 : 0);</span>
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">      88 </span>            : }
<span class="lineNum">      89 </span>            : 
<span class="lineNum">      90 </span>            : /**
<span class="lineNum">      91 </span>            :  * uvd_v2_2_resume - memory controller programming
<span class="lineNum">      92 </span>            :  *
<span class="lineNum">      93 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      94 </span>            :  *
<a name="95"><span class="lineNum">      95 </span>            :  * Let the UVD memory controller know it's offsets</a>
<span class="lineNum">      96 </span>            :  */
<span class="lineNum">      97 </span><span class="lineNoCov">          0 : int uvd_v2_2_resume(struct radeon_device *rdev)</span>
<span class="lineNum">      98 </span>            : {
<span class="lineNum">      99 </span>            :         uint64_t addr;
<span class="lineNum">     100 </span>            :         uint32_t chip_id, size;
<span class="lineNum">     101 </span>            :         int r;
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span>            :         /* RV770 uses V1.0 MC */
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV770)</span>
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :                 return uvd_v1_0_resume(rdev);</span>
<span class="lineNum">     106 </span>            : 
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :         r = radeon_uvd_resume(rdev);</span>
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     110 </span>            : 
<span class="lineNum">     111 </span>            :         /* programm the VCPU memory controller bits 0-27 */
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :         addr = rdev-&gt;uvd.gpu_addr &gt;&gt; 3;</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :         size = RADEON_GPU_PAGE_ALIGN(rdev-&gt;uvd_fw-&gt;size + 4) &gt;&gt; 3;</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CACHE_OFFSET0, addr);</span>
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CACHE_SIZE0, size);</span>
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :         addr += size;</span>
<span class="lineNum">     118 </span>            :         size = RADEON_UVD_STACK_SIZE &gt;&gt; 3;
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CACHE_OFFSET1, addr);</span>
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CACHE_SIZE1, size);</span>
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :         addr += size;</span>
<span class="lineNum">     123 </span>            :         size = RADEON_UVD_HEAP_SIZE &gt;&gt; 3;
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CACHE_OFFSET2, addr);</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CACHE_SIZE2, size);</span>
<span class="lineNum">     126 </span>            : 
<span class="lineNum">     127 </span>            :         /* bits 28-31 */
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         addr = (rdev-&gt;uvd.gpu_addr &gt;&gt; 28) &amp; 0xF;</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         WREG32(UVD_LMI_ADDR_EXT, (addr &lt;&lt; 12) | (addr &lt;&lt; 0));</span>
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span>            :         /* bits 32-39 */
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         addr = (rdev-&gt;uvd.gpu_addr &gt;&gt; 32) &amp; 0xFF;</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :         WREG32(UVD_LMI_EXT40_ADDR, addr | (0x9 &lt;&lt; 16) | (0x1 &lt;&lt; 31));</span>
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span>            :         /* tell firmware which hardware it is running on */
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">     137 </span>            :         default:
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     139 </span>            :         case CHIP_RV710:
<span class="lineNum">     140 </span>            :                 chip_id = 0x01000005;
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     142 </span>            :         case CHIP_RV730:
<span class="lineNum">     143 </span>            :                 chip_id = 0x01000006;
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     145 </span>            :         case CHIP_RV740:
<span class="lineNum">     146 </span>            :                 chip_id = 0x01000007;
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     148 </span>            :         case CHIP_CYPRESS:
<span class="lineNum">     149 </span>            :         case CHIP_HEMLOCK:
<span class="lineNum">     150 </span>            :                 chip_id = 0x01000008;
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     152 </span>            :         case CHIP_JUNIPER:
<span class="lineNum">     153 </span>            :                 chip_id = 0x01000009;
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     155 </span>            :         case CHIP_REDWOOD:
<span class="lineNum">     156 </span>            :                 chip_id = 0x0100000a;
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     158 </span>            :         case CHIP_CEDAR:
<span class="lineNum">     159 </span>            :                 chip_id = 0x0100000b;
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     161 </span>            :         case CHIP_SUMO:
<span class="lineNum">     162 </span>            :         case CHIP_SUMO2:
<span class="lineNum">     163 </span>            :                 chip_id = 0x0100000c;
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     165 </span>            :         case CHIP_PALM:
<span class="lineNum">     166 </span>            :                 chip_id = 0x0100000e;
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     168 </span>            :         case CHIP_CAYMAN:
<span class="lineNum">     169 </span>            :                 chip_id = 0x0100000f;
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     171 </span>            :         case CHIP_BARTS:
<span class="lineNum">     172 </span>            :                 chip_id = 0x01000010;
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     174 </span>            :         case CHIP_TURKS:
<span class="lineNum">     175 </span>            :                 chip_id = 0x01000011;
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     177 </span>            :         case CHIP_CAICOS:
<span class="lineNum">     178 </span>            :                 chip_id = 0x01000012;
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     180 </span>            :         case CHIP_TAHITI:
<span class="lineNum">     181 </span>            :                 chip_id = 0x01000014;
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     183 </span>            :         case CHIP_VERDE:
<span class="lineNum">     184 </span>            :                 chip_id = 0x01000015;
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     186 </span>            :         case CHIP_PITCAIRN:
<span class="lineNum">     187 </span>            :         case CHIP_OLAND:
<span class="lineNum">     188 </span>            :                 chip_id = 0x01000016;
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     190 </span>            :         case CHIP_ARUBA:
<span class="lineNum">     191 </span>            :                 chip_id = 0x01000017;
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     193 </span>            :         }
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CHIP_ID, chip_id);</span>
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
