# Traffic-Light-Controller
This project implements a Verilog-based traffic light controller using an FSM. It cycles through RED, YELLOW, and GREEN states based on a clock-driven timer. A testbench is included to simulate and verify the behavior.

# ğŸš¦ Traffic Light Controller in Verilog

This project implements a **Finite State Machine (FSM)** based Traffic Light Controller using Verilog. The system has three states: **Green**, **Yellow**, and **Red**, each active for a fixed period, simulating real-world traffic signal behavior.

---

## ğŸ“Œ Description

The traffic light controller transitions through the following sequence:

**Green â†’ Yellow â†’ Red â†’ Green**

- Each light stays active for a set duration controlled by a counter.
- Transitions occur on the positive edge of the clock.
- The system resets to RED on the reset signal.

---

## ğŸ§  Features

- Designed using FSM principles
- Clock and reset based state transition
- Simulates real-time traffic light cycles
- Includes testbench for verification

---

## ğŸ“ Project Structure

Traffic-Light-Controller-Verilog/
â”œâ”€â”€ traffic_light_controller.v       # Main Verilog module
â”œâ”€â”€ traffic_light_controller_tb.v    # Testbench for simulation
â”œâ”€â”€ Images/
â”‚   â”œâ”€â”€ Schematics.png       # RTL schematic of the controller
â”‚   â””â”€â”€ Simulation.png    # Simulation waveform output
â”œâ”€â”€ README.md                        # Project documentation
â””â”€â”€ LICENSE                          # MIT License


---

## ğŸ“¦ Module Overview

### ğŸ”§ `traffic_light_controller.v`

- **Inputs**: `clk`, `reset`
- **Outputs**: `red`, `yellow`, `green` (active-high signals)
- **Parameters**: Defines state values (GREEN = 00, YELLOW = 01, RED = 10)

### ğŸ“ `traffic_light_controller_tb.v`

- Initializes clock and reset
- Instantiates the controller
- Runs simulation for a specific duration

---

## â–¶ï¸ Simulation

### ğŸ“· RTL Schematic
<img width="1495" height="641" alt="Schematics" src="https://github.com/user-attachments/assets/b178b1a6-0b6c-4df0-90d6-01a3cb8d4dc2" />

### ğŸ“· Simulation Waveform
<img width="1487" height="633" alt="Simulation" src="https://github.com/user-attachments/assets/993f3694-8b35-47dd-81f8-4df449a525fe" />

---

## ğŸ’» Requirements

- Verilog Simulation Tool (Vivado / ModelSim / etc.)
- Basic understanding of FSMs and digital design

---

## ğŸš€ How to Run

1. Clone this repository:
   ```bash
   git clone https://github.com/isha-girdhar/Traffic-Light-Controller-Verilog.git
2.Open in your preferred Verilog simulator (e.g., Vivado).

3.Add both traffic_light_controller.v and traffic_light_controller_tb.v.

4.Run the behavioral simulation.

5.Observe waveform transitions for red, yellow, and green.

## ğŸ“ License

This project is licensed under the [MIT License](./LICENSE).

## ğŸ‘©â€ğŸ’» Author

**Isha Rani**




