$date
	Sun Oct  6 16:18:50 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! p $end
$var wire 1 " clock $end
$scope module PULSE $end
$var wire 1 " clock $end
$var reg 1 ! signal $end
$upscope $end
$scope module clk $end
$var reg 1 " clk $end
$upscope $end
$upscope $end
$scope module pulse $end
$var wire 1 # clock $end
$var reg 1 $ signal $end
$upscope $end
$scope module trigger $end
$var wire 1 % clock $end
$var wire 1 & on $end
$var reg 1 ' signal $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
z&
z%
1$
z#
0"
x!
$end
#3
0$
#6
1$
#9
0$
#12
1!
1"
#18
0!
#24
1!
0"
#30
0!
#36
1!
1"
#42
0!
#48
1!
0"
#54
0!
#60
1!
1"
#66
0!
#72
1!
0"
#78
0!
#84
1!
1"
#90
0!
#96
1!
0"
#102
0!
#108
1!
1"
#114
0!
#120
1!
0"
