#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun May 11 21:32:36 2025
# Process ID         : 20308
# Current directory  : C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.runs/synth_1
# Command line       : vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file           : C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.runs/synth_1/top_level.vds
# Journal file       : C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.runs/synth_1\vivado.jou
# Running On         : DESKTOP-NERFILU
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16873 MB
# Swap memory        : 6174 MB
# Total Virtual      : 23047 MB
# Available Virtual  : 5360 MB
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7020
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.207 ; gain = 465.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/sources_1/imports/new/top_level.vhd:20]
INFO: [Synth 8-3491] module 'processing_unit' declared at 'C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/sources_1/imports/new/processing_unit.vhd:5' bound to instance 'u_proc' of component 'processing_unit' [C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/sources_1/imports/new/top_level.vhd:69]
INFO: [Synth 8-638] synthesizing module 'processing_unit' [C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/sources_1/imports/new/processing_unit.vhd:15]
INFO: [Synth 8-3491] module 'XADC' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822' bound to instance 'u_xadc' of component 'XADC' [C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/sources_1/imports/new/processing_unit.vhd:58]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822]
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822]
INFO: [Synth 8-256] done synthesizing module 'processing_unit' (0#1) [C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/sources_1/imports/new/processing_unit.vhd:15]
INFO: [Synth 8-3491] module 'display_unit' declared at 'C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/sources_1/imports/new/display_unit.vhd:5' bound to instance 'disp' of component 'display_unit' [C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/sources_1/imports/new/top_level.vhd:79]
INFO: [Synth 8-638] synthesizing module 'display_unit' [C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/sources_1/imports/new/display_unit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'display_unit' (0#1) [C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/sources_1/imports/new/display_unit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'top_level' (0#1) [C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/sources_1/imports/new/top_level.vhd:20]
WARNING: [Synth 8-7129] Port reset in module display_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.566 ; gain = 572.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.566 ; gain = 572.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.566 ; gain = 572.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1131.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/constrs_1/imports/new/nexys_a7.xdc]
Finished Parsing XDC File [C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/constrs_1/imports/new/nexys_a7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/constrs_1/imports/new/nexys_a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1212.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1212.164 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1212.164 ; gain = 652.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1212.164 ; gain = 652.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1212.164 ; gain = 652.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1212.164 ; gain = 652.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
+---Multipliers : 
	               4x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP voltage_mv1, operation Mode is: A*(B:0x3e8).
DSP Report: operator voltage_mv1 is absorbed into DSP voltage_mv1.
WARNING: [Synth 8-7129] Port reset in module display_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1233.617 ; gain = 674.121
---------------------------------------------------------------------------------
 Sort Area is  voltage_mv1_0 : 0 0 : 265 265 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|display_unit | A*(B:0x3e8) | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1372.977 ; gain = 813.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1415.410 ; gain = 855.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1433.488 ; gain = 873.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1609.633 ; gain = 1050.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1609.633 ; gain = 1050.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1609.633 ; gain = 1050.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1609.633 ; gain = 1050.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1609.633 ; gain = 1050.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1609.633 ; gain = 1050.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|display_unit | A*B         | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   146|
|3     |DSP48E1 |     1|
|4     |LUT1    |    86|
|5     |LUT2    |   176|
|6     |LUT3    |   212|
|7     |LUT4    |    87|
|8     |LUT5    |    86|
|9     |LUT6    |   150|
|10    |XADC    |     1|
|11    |FDRE    |   142|
|12    |IBUF    |     2|
|13    |OBUF    |    27|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1609.633 ; gain = 1050.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1609.633 ; gain = 969.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1609.633 ; gain = 1050.137
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1609.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1622.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 72fc9f06
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:11 . Memory (MB): peak = 1622.531 ; gain = 1255.207
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1622.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.runs/synth_1/top_level.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 11 21:33:53 2025...
