\hypertarget{struct_c_r_s___type_def}{}\doxysection{CRS\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_r_s___type_def}\index{CRS\_TypeDef@{CRS\_TypeDef}}


Clock Recovery System.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Clock Recovery System. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00448}{448}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

CRS configuration register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00451}{451}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

CRS ccontrol register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00450}{450}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

CRS interrupt flag clear register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00453}{453}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

CRS interrupt and status register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00452}{452}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
