
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003407                       # Number of seconds simulated
sim_ticks                                  3407045958                       # Number of ticks simulated
final_tick                               574938083634                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61760                       # Simulator instruction rate (inst/s)
host_op_rate                                    81044                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  99904                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891176                       # Number of bytes of host memory used
host_seconds                                 34103.12                       # Real time elapsed on the host
sim_insts                                  2106221764                       # Number of instructions simulated
sim_ops                                    2763853676                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       363008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       492032                       # Number of bytes read from this memory
system.physmem.bytes_read::total               865536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       115200                       # Number of bytes written to this memory
system.physmem.bytes_written::total            115200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2836                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3844                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6762                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             900                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  900                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1540337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    106546259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1540337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    144416015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               254042948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1540337                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1540337                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3080675                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33812282                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33812282                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33812282                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1540337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    106546259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1540337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    144416015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              287855231                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8170375                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2858372                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2492164                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189091                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1428543                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382602                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200341                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5725                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3497537                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15869569                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2858372                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582943                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877161                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        379491                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719892                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7922081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.308173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.289471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4563943     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600961      7.59%     65.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293541      3.71%     68.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220080      2.78%     71.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182642      2.31%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158561      2.00%     75.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54721      0.69%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195506      2.47%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1652126     20.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7922081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349846                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.942331                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3622086                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       355628                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244018                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16266                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        684082                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312768                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2854                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17733922                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4453                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        684082                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3773862                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         168867                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40850                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107139                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       147274                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17173300                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71661                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        63016                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22742650                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78189225                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78189225                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7839206                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2138                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1139                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           372212                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627969                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7468                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       136306                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16150154                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2147                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13780681                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18472                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4669575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12636554                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7922081                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.739528                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.861014                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2859636     36.10%     36.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1696418     21.41%     57.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       824051     10.40%     67.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       993296     12.54%     80.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       756699      9.55%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477340      6.03%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207130      2.61%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60091      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47420      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7922081                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58443     72.81%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12533     15.61%     88.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9296     11.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10808592     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109457      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2361681     17.14%     96.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       499955      3.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13780681                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.686664                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80272                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005825                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35582186                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20821984                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13295563                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13860953                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22629                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739889                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156193                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        684082                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100025                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7958                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16152302                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627969                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595948                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1133                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4151                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           63                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94817                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207221                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13476925                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2259578                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303755                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2745680                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017551                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            486102                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.649487                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13321320                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13295563                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7997877                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19700063                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.627289                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405982                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4782248                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2034                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187336                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7237999                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.570902                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.289720                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3402530     47.01%     47.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532917     21.18%     68.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       839095     11.59%     79.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       306077      4.23%     84.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       259910      3.59%     87.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114868      1.59%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       278706      3.85%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76538      1.06%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       427358      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7237999                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327829                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       427358                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22962969                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32989851                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 248294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.817037                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.817037                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.223934                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.223934                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62404308                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17444440                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18304032                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2028                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8170375                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2909319                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2361131                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198434                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1197746                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1143322                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          309664                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8573                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3046278                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16039299                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2909319                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1452986                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3386051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1044635                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        583451                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1499092                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90900                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7857396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.516822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.322445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4471345     56.91%     56.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          212306      2.70%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          241034      3.07%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          440415      5.61%     68.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197968      2.52%     70.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          304282      3.87%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          166574      2.12%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140451      1.79%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1683021     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7857396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356081                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.963104                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3215794                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       538520                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3230393                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32992                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        839692                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       493898                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2791                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19087987                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4569                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        839692                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3390835                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         143806                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       152626                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3084353                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246079                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18344266                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4684                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132361                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          764                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25685826                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85457124                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85457124                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15794008                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9891665                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3871                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2338                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           629006                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1713756                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       875956                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12473                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       282218                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17237474                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13873070                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27225                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5827266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17453233                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          747                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7857396                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765607                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921237                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2776397     35.33%     35.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1657334     21.09%     56.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1132388     14.41%     70.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       784836      9.99%     80.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       652978      8.31%     89.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       354015      4.51%     93.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       350451      4.46%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        80217      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68780      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7857396                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100473     76.41%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14563     11.08%     87.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16450     12.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11567886     83.38%     83.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196206      1.41%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1528      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1381122      9.96%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       726328      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13873070                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.697972                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131490                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009478                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35762251                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23068758                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13471205                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14004560                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27068                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       672079                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          202                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223267                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        839692                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56435                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8369                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17241340                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59036                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1713756                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       875956                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2310                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5881                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          164                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       116967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114330                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231297                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13610568                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1289073                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       262502                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1986913                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1927078                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            697840                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665844                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13481762                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13471205                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8821751                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24758333                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.648787                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356314                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9257250                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11369783                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5871401                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3119                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200983                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7017704                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.159172                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2799005     39.88%     39.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1896893     27.03%     66.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       778138     11.09%     78.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       388876      5.54%     83.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       397306      5.66%     89.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       156077      2.22%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171319      2.44%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88257      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       341833      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7017704                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9257250                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11369783                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1694312                       # Number of memory references committed
system.switch_cpus1.commit.loads              1041649                       # Number of loads committed
system.switch_cpus1.commit.membars               1551                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1634751                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10243223                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       231357                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       341833                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23916912                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35322990                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 312979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9257250                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11369783                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9257250                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.882592                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.882592                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.133026                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.133026                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61186031                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18621377                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17663801                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3114                       # number of misc regfile writes
system.l2.replacements                           6766                       # number of replacements
system.l2.tagsinuse                       2046.537594                       # Cycle average of tags in use
system.l2.total_refs                            37076                       # Total number of references to valid blocks.
system.l2.sampled_refs                           8814                       # Sample count of references to valid blocks.
system.l2.avg_refs                           4.206490                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            15.649265                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.661123                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    678.822745                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.098772                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    763.776734                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            264.601380                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            300.927575                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007641                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.005206                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.331456                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.005908                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.372938                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.129200                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.146937                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999286                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2591                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3068                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5666                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1368                       # number of Writeback hits
system.l2.Writeback_hits::total                  1368                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    78                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2617                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3120                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5744                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2617                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3120                       # number of overall hits
system.l2.overall_hits::total                    5744                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2836                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3843                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6761                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2836                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3844                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6762                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2836                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3844                       # number of overall misses
system.l2.overall_misses::total                  6762                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2390221                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    172173846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2098467                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    234398318                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       411060852                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       109845                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        109845                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2390221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    172173846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2098467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    234508163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        411170697                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2390221                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    172173846                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2098467                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    234508163                       # number of overall miss cycles
system.l2.overall_miss_latency::total       411170697                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5427                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6911                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               12427                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1368                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1368                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           26                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                79                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6964                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12506                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6964                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12506                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.522572                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.556070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.544057                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012658                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.520081                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.551982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.540700                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.520081                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.551982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.540700                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 58298.073171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60710.100846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51182.121951                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60993.577413                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60798.824434                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       109845                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       109845                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 58298.073171                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60710.100846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51182.121951                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 61006.285900                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60806.077640                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 58298.073171                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60710.100846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51182.121951                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 61006.285900                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60806.077640                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  900                       # number of writebacks
system.l2.writebacks::total                       900                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2836                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3843                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6761                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6762                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6762                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2152127                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    155727983                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1863986                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    212244181                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    371988277                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       104085                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       104085                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2152127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    155727983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1863986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    212348266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    372092362                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2152127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    155727983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1863986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    212348266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    372092362                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.522572                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.556070                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.544057                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012658                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.520081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.551982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.540700                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.520081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.551982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.540700                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52490.902439                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54911.136460                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45463.073171                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 55228.774655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55019.712616                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       104085                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       104085                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 52490.902439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 54911.136460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45463.073171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 55241.484391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55026.968648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 52490.902439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 54911.136460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45463.073171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 55241.484391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55026.968648                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.647550                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752362                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1782477.512456                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.277738                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.369812                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066150                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825913                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892063                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719841                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719841                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719841                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719841                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719841                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719841                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3246712                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3246712                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3246712                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3246712                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3246712                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3246712                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719892                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719892                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719892                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719892                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719892                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719892                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 63661.019608                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63661.019608                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 63661.019608                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63661.019608                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 63661.019608                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63661.019608                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2722844                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2722844                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2722844                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2722844                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2722844                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2722844                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 61882.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61882.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 61882.818182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61882.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 61882.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61882.818182                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5453                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250619                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5709                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39105.030478                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.006119                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.993881                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785180                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214820                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056189                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056189                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437574                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437574                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1014                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1014                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493763                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493763                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493763                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493763                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18984                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18984                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           82                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           82                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19066                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19066                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19066                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19066                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1036530325                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1036530325                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2532186                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2532186                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1039062511                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1039062511                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1039062511                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1039062511                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2075173                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2075173                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2512829                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2512829                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2512829                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2512829                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009148                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009148                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000187                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000187                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007587                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007587                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007587                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007587                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54600.206753                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54600.206753                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30880.317073                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30880.317073                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54498.191073                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54498.191073                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54498.191073                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54498.191073                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          586                       # number of writebacks
system.cpu0.dcache.writebacks::total              586                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13557                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13557                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           56                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           56                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13613                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13613                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13613                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13613                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5427                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           26                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5453                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5453                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5453                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5453                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    198182574                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    198182574                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       504819                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       504819                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    198687393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    198687393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    198687393                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    198687393                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002170                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002170                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002170                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002170                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 36517.887231                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36517.887231                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19416.115385                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19416.115385                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 36436.345681                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36436.345681                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 36436.345681                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36436.345681                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.770256                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088472391                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105362.458414                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.770256                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065337                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821747                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1499040                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1499040                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1499040                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1499040                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1499040                       # number of overall hits
system.cpu1.icache.overall_hits::total        1499040                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2749218                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2749218                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2749218                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2749218                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2749218                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2749218                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1499092                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1499092                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1499092                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1499092                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1499092                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1499092                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52869.576923                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52869.576923                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52869.576923                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52869.576923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52869.576923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52869.576923                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2413641                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2413641                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2413641                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2413641                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2413641                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2413641                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53636.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53636.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53636.466667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53636.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53636.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53636.466667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6962                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177667392                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7218                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24614.490441                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.002824                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.997176                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886730                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113270                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1004515                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1004515                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       649310                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        649310                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2245                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2245                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1557                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1557                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1653825                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1653825                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1653825                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1653825                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13901                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13901                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          180                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          180                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14081                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14081                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14081                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14081                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    676206229                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    676206229                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6709112                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6709112                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    682915341                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    682915341                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    682915341                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    682915341                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1018416                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1018416                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       649490                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       649490                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1557                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1557                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1667906                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1667906                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1667906                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1667906                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013650                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013650                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000277                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000277                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008442                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008442                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008442                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008442                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48644.430545                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48644.430545                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37272.844444                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37272.844444                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 48499.065478                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 48499.065478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 48499.065478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48499.065478                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          782                       # number of writebacks
system.cpu1.dcache.writebacks::total              782                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6990                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6990                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          127                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          127                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7117                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7117                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7117                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7117                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6911                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6911                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6964                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6964                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6964                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6964                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    266873620                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    266873620                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1391078                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1391078                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    268264698                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    268264698                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    268264698                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    268264698                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006786                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006786                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004175                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004175                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004175                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004175                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38615.774852                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38615.774852                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26246.754717                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26246.754717                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38521.639575                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38521.639575                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38521.639575                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38521.639575                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
