<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RICS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALU.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUControl.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALUControl.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUControl.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALUControl.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALUControl.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUControl.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ControlUnit.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ControlUnit.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ControlUnit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decode.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Decode.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Decode.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Decode.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decoder3bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Decoder3bit.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Decoder3bit.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Decoder3bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Decodetest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decodetest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EX_MEM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EX_MEM.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="EX_MEM.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EX_MEM.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Execute.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Execute.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Execute.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Execute.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Execute.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Execute.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Execute.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Execute.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Execute.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Execute_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Executetest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Executetest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fetch.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Fetch.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Fetch.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Fetch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Fetch.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Fetch.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ID_EX.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ID_EX.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ID_EX.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ID_EX.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ID_EX.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ID_EX.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ID_EXtest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF_ID.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IF_ID.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="IF_ID.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IF_ID.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IF_IDtest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEM_RB.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MEM_RB.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEM_RB.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MEM_RB.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="MEM_RB.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEM_RB.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPS.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPS.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPS_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memory.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Memory.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memory.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MyClock_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PC.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="PC.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PCtest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCtest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_subtracterMux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder_subtracterMux.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="adder_subtracterMux.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adder_subtracterMux.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="aluControltest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aluControltest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="aluTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aluTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="artificialClock.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="artificialClock.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="artificialClock.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="artificialClock.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="artificialClock.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="artificialClock.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="cache.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cache.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cache.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="cache.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cache.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cacheTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cacheTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controlPattern1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="controlPattern1.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="controlPattern1.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="controlPattern1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controlunittest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controlunittest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpuTest1_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cputest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cputest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dec_test_2_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decoder3bitTest1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="divider.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="divider.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="divider.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="divider.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="divider.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="divider.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="divider.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="divider.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divider_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divider_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fetchtest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoryInstructions.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="memoryInstructions.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="memoryInstructions.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="memoryInstructions.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="memoryInstructions.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="memoryInstructions.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memoryInstructions_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memoryInsturions_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoryInsturions_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mipstest_1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mipstest_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mipstest_1_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mipstest_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="multiplier.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="multiplier.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="multiplier.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="multiplier.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplier.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="multiplier.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="multiplier.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="multiplier.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="multiplier.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="multiplier.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="multiplier.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="multiplier_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="multiplier_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="multiplier_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="muxTwoToOne.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="muxTwoToOne.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="muxTwoToOne.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="muxTwoToOne.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="muxTwoToOne.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="muxTwoToOne.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="muxTwoToOne.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="muxTwoToOne.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="muxTwoToOne.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="muxTwoToOne.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="muxTwoToOne.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="muxTwoToOne.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="muxTwoToOne.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="muxTwoToOne.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="muxTwoToOne.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="muxTwoToOne.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="muxTwoToOne.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="muxTwoToOne.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="muxTwoToOne.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="muxTwoToOne.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="muxTwoToOne.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="muxTwoToOne.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="muxTwoToOneTest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="muxTwoToOneTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="muxTwoToOne_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="muxTwoToOne_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="muxTwoToOne_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="muxTwoToOne_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="muxTwoToOne_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="muxTwoToOne_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="muxTwoToOne_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="muxTwoToOne_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="muxTwoToOne_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="muxTwoToOne_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="muxTwoToOne_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="muxTwoToOne_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="muxTwoToOne_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="muxTwoToOne_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="muxTwoToOne_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="myDivider_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="myDivider_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/CPU_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/CPU_synthesis.v"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regFiletest1_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regfiletest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regfiletest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="registerFile.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="registerFile.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="registerFile.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sixteenMuxTwoToOne.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sixteenMuxTwoToOne.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sixteenMuxTwoToOne.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sixteenMuxTwoToOne.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sixteenMuxTwoToOne.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sixteenMuxTwoToOne.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sixteenMuxTwoToOne.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="sixteenMuxTwoToOne.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sixteenMuxTwoToOne.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sixteenMuxTwoToOneTest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sixteenMuxTwoToOneTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sixteenMuxTwoToOne_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sixteenMuxTwoToOne_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sixteenMuxTwoToOne_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testMultiplier_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testMultiplier_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1610449042" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1610449042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612026749" xil_pn:in_ck="4367972526662440845" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1612026749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="Decode.v"/>
      <outfile xil_pn:name="Decoder3bit.v"/>
      <outfile xil_pn:name="Decodetest.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="Execute.v"/>
      <outfile xil_pn:name="Executetest.v"/>
      <outfile xil_pn:name="Fetch.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="ID_EXtest.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="IF_IDtest.v"/>
      <outfile xil_pn:name="MEM_RB.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MyClock.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCtest.v"/>
      <outfile xil_pn:name="adder_subtracterMux.v"/>
      <outfile xil_pn:name="aluControltest.v"/>
      <outfile xil_pn:name="aluTest.v"/>
      <outfile xil_pn:name="artificialClock.v"/>
      <outfile xil_pn:name="cache.v"/>
      <outfile xil_pn:name="cacheTest.v"/>
      <outfile xil_pn:name="controlPattern1.v"/>
      <outfile xil_pn:name="controlunittest.v"/>
      <outfile xil_pn:name="cpuTest1.v"/>
      <outfile xil_pn:name="cputest.v"/>
      <outfile xil_pn:name="dec_test_2.v"/>
      <outfile xil_pn:name="decoder3bitTest1.v"/>
      <outfile xil_pn:name="divider.v"/>
      <outfile xil_pn:name="fetchtest.v"/>
      <outfile xil_pn:name="memoryInstructions.v"/>
      <outfile xil_pn:name="memoryInsturions.v"/>
      <outfile xil_pn:name="mipstest_1.v"/>
      <outfile xil_pn:name="multiplier.v"/>
      <outfile xil_pn:name="muxTwoToOne.v"/>
      <outfile xil_pn:name="muxTwoToOneTest.v"/>
      <outfile xil_pn:name="myDivider.v"/>
      <outfile xil_pn:name="regFiletest1.v"/>
      <outfile xil_pn:name="regfiletest.v"/>
      <outfile xil_pn:name="registerFile.v"/>
      <outfile xil_pn:name="sixteenMuxTwoToOne.v"/>
      <outfile xil_pn:name="sixteenMuxTwoToOneTest.v"/>
      <outfile xil_pn:name="testMultiplier.v"/>
    </transform>
    <transform xil_pn:end_ts="1612026749" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4249724052813443136" xil_pn:start_ts="1612026749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612026749" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3464778013079165534" xil_pn:start_ts="1612026749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610449042" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1973700724006901494" xil_pn:start_ts="1610449042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612026749" xil_pn:in_ck="4367972526662440845" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1612026749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="Decode.v"/>
      <outfile xil_pn:name="Decoder3bit.v"/>
      <outfile xil_pn:name="Decodetest.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="Execute.v"/>
      <outfile xil_pn:name="Executetest.v"/>
      <outfile xil_pn:name="Fetch.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="ID_EXtest.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="IF_IDtest.v"/>
      <outfile xil_pn:name="MEM_RB.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MyClock.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCtest.v"/>
      <outfile xil_pn:name="adder_subtracterMux.v"/>
      <outfile xil_pn:name="aluControltest.v"/>
      <outfile xil_pn:name="aluTest.v"/>
      <outfile xil_pn:name="artificialClock.v"/>
      <outfile xil_pn:name="cache.v"/>
      <outfile xil_pn:name="cacheTest.v"/>
      <outfile xil_pn:name="controlPattern1.v"/>
      <outfile xil_pn:name="controlunittest.v"/>
      <outfile xil_pn:name="cpuTest1.v"/>
      <outfile xil_pn:name="cputest.v"/>
      <outfile xil_pn:name="dec_test_2.v"/>
      <outfile xil_pn:name="decoder3bitTest1.v"/>
      <outfile xil_pn:name="divider.v"/>
      <outfile xil_pn:name="fetchtest.v"/>
      <outfile xil_pn:name="memoryInstructions.v"/>
      <outfile xil_pn:name="memoryInsturions.v"/>
      <outfile xil_pn:name="mipstest_1.v"/>
      <outfile xil_pn:name="multiplier.v"/>
      <outfile xil_pn:name="muxTwoToOne.v"/>
      <outfile xil_pn:name="muxTwoToOneTest.v"/>
      <outfile xil_pn:name="myDivider.v"/>
      <outfile xil_pn:name="regFiletest1.v"/>
      <outfile xil_pn:name="regfiletest.v"/>
      <outfile xil_pn:name="registerFile.v"/>
      <outfile xil_pn:name="sixteenMuxTwoToOne.v"/>
      <outfile xil_pn:name="sixteenMuxTwoToOneTest.v"/>
      <outfile xil_pn:name="testMultiplier.v"/>
    </transform>
    <transform xil_pn:end_ts="1612026752" xil_pn:in_ck="4367972526662440845" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1723772846702666129" xil_pn:start_ts="1612026749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mipstest_1_beh.prj"/>
      <outfile xil_pn:name="mipstest_1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1612026752" xil_pn:in_ck="-5138414926967143035" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5729206179449907758" xil_pn:start_ts="1612026752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mipstest_1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1606575045" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1606575045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604420181" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952557546" xil_pn:start_ts="1604420181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
