// Seed: 1113958776
module module_0 (
    input wand id_0,
    output wand id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5,
    output uwire id_6,
    output uwire id_7,
    input wire id_8,
    input wor id_9,
    input tri1 id_10,
    output supply0 id_11,
    input tri1 id_12,
    input tri id_13
);
  logic [7:0][-1 : 1 'h0] id_15;
  assign module_1._id_6 = 0;
  logic [1 : 'b0] id_16;
  wire [1  ==  -1 : -1 'd0 ==  -1  +  1] id_17;
  assign id_15[1 : 1] = id_16;
endmodule
module module_1 #(
    parameter id_0 = 32'd42,
    parameter id_6 = 32'd87
) (
    input supply0 _id_0,
    output tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    input wand id_4,
    output wire id_5,
    output tri0 _id_6,
    input tri id_7,
    output wor id_8,
    output tri1 id_9
);
  wire id_11;
  ;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_4,
      id_3,
      id_3,
      id_3,
      id_5,
      id_1,
      id_3,
      id_4,
      id_4,
      id_1,
      id_3,
      id_7
  );
  wire id_12;
  int [id_6 : id_0] id_13;
endmodule
