(S (NP (DT An) (NN area) (ADJP (NP (JJ efficient) (NN row)) (HYPH -) (JJ parallel)) (NN architecture)) (VP (VBZ is) (VP (VBN proposed) (PP (IN for) (NP (NP (DT the) (NML (JJ real) (HYPH -) (NN time)) (NN implementation)) (PP (IN of) (NP (NP (JJ bivariate) (JJ algebraic) (NN integer) (PRN (-LRB- -LRB-) (NP (NN AI)) (-RRB- -RRB-))) (VP (VBN encoded) (S (NP (NML (CD 2) (HYPH -) (NN D)) (JJ discrete) (NN cosine)) (VP (VB transform) (NP (NP (-LRB- -LRB-) (NNP DCT) (-RRB- -RRB-)) (PP (IN for) (NP (NML (NN image) (CC and) (NN video)) (NN processing))))))))))))) (. .))
(S (NP (NP (DT An) (JJ improved) (JJ fast) (NN algorithm)) (PP (IN for) (NP (NP (NN AI)) (VP (VBN based) (NP (NML (CD 1) (HYPH -) (NN D)) (NNP DCT) (NN computation)))))) (VP (VBZ is) (VP (VBN proposed) (PP (IN along) (PP (IN with) (NP (DT a) (JJ single) (NN channel) (NML (CD 2) (HYPH -) (NN D)) (NNP DCT) (NN architecture)))))) (. .))
(S (NP (DT The) (NN design)) (VP (VBZ improves) (PP (IN on) (NP (NP (DT the) (NML (CD 4) (HYPH -) (NN channel)) (NML (NML (NN AI)) (NNP DCT)) (NN architecture)) (SBAR (WHNP (WDT that)) (S (VP (VBD was) (VP (VBN published) (ADVP (RB recently)) (PP (IN by) (S (VP (VBG reducing) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NP (NP (NN integer) (NNS channels)) (PP (IN to) (NP (CD one)))) (CC and) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NP (NML (CD 8) (HYPH -) (NN point)) (NML (CD 1) (HYPH -) (NN D)) (NNP DCT) (NNS cores)) (PP (IN from) (NP (CD 5))))))))) (ADVP (RB down) (PP (IN to) (NP (CD 2)))))))))))))) (. .))
(S (NP (NP (NN Prototype) (NNS circuits)) (VP (VBG corresponding) (PP (IN to) (NP (NNP FRS))))) (VP (VBZ blocks) (NP (NP (ADJP (VBN based) (PP (IN on) (NP (NP (CD two) (NN expansion) (NNS factors)) (SBAR (S (VP (VBP are) (VP (VP (VBN realized)) (, ,) (VP (VBN tested)) (, ,) (CC and) (VP (VBD verified) (PP (IN on) (NP (NNP FPGA))))))))))) (HYPH -) (NN chip)) (, ,) (VP (VBG using) (NP (DT a) (NML (NML (NNP Xilinx) (NNP Virtex)) (HYPH -) (NML (CD 6) (NN XC6VLX240T))) (NN device))))) (. .))
(S (NP (NNP Post) (NML (NN place) (HYPH -) (CC and) (HYPH -) (NN route)) (NNS results)) (VP (VBP show) (NP (NP (DT a) (NML (CD 20) (NN %)) (NN reduction)) (PP (IN in) (NP (NP (NNS terms)) (PP (IN of) (NP (NN area)))))) (PP (VBN compared) (PP (IN to) (NP (NP (DT the) (NML (CD 2) (HYPH -) (NN D)) (NNP DCT) (NN architecture)) (VP (VBG requiring) (NP (CD five) (NML (CD 1) (HYPH -) (NN D)) (NN AI) (NNS cores))))))) (. .))
(FRAG (NP (NP (DT The) (NN area) (HYPH -) (NN time)) (CC and) (NP (NP (NP (NN area) (HYPH -) (NN time)) (NP ($ $) (-LRB- {))) (-RRB- }) (SYM ^) (NP (CD 2)))) (NP ($ $)) (S (NP (NN complexity) (NNS metrics)) (VP (VBP are) (ADVP (RB also)) (VP (VBN reduced) (PP (IN by) (NP (QP (CD 23) (NN %) (CC and) (CD 22) (NN %))) (ADVP (RB respectively))) (PP (IN for) (NP (NP (NNS designs)) (PP (IN with) (NP (NML (CD 8) (HYPH -) (NN bit)) (JJ input) (NN word) (NN length)))))))) (. .))
(S (NP (DT The) (JJ digital) (NNS realizations)) (VP (VBP are) (VP (VBN simulated) (PRT (RP up)) (PP (IN to) (NP (NN place) (CC and) (NN route))) (PP (IN for) (NP (NP (NNS ASICs)) (VP (VBG using) (NP (CD 45) (NML (NN nm) (NN CMOS)) (JJ standard) (NNS cells))))))) (. .))
