
---------- Begin Simulation Statistics ----------
final_tick                                   63194500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  36781                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887760                       # Number of bytes of host memory used
host_op_rate                                    44908                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.80                       # Real time elapsed on the host
host_tick_rate                               79161948                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       29355                       # Number of instructions simulated
sim_ops                                         35849                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000063                       # Number of seconds simulated
sim_ticks                                    63194500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.282012                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    4058                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5943                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1563                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9442                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 50                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             481                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              431                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13371                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1138                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          126                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     10714                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    10536                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1058                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       6765                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1348                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           17380                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                29435                       # Number of instructions committed
system.cpu.commit.committedOps                  35929                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        47090                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.762986                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.797800                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        35694     75.80%     75.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4134      8.78%     84.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2098      4.46%     89.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1286      2.73%     91.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          903      1.92%     93.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          819      1.74%     95.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          406      0.86%     96.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          402      0.85%     97.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1348      2.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        47090                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  609                       # Number of function calls committed.
system.cpu.commit.int_insts                     32730                       # Number of committed integer instructions.
system.cpu.commit.loads                          5438                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            24199     67.35%     67.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              53      0.15%     67.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                6      0.02%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.07%     67.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              32      0.09%     67.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.08%     67.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             38      0.11%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5438     15.14%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6102     16.98%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             35929                       # Class of committed instruction
system.cpu.commit.refs                          11540                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       477                       # Number of committed Vector instructions.
system.cpu.committedInsts                       29355                       # Number of Instructions Simulated
system.cpu.committedOps                         35849                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.305570                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.305570                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 13268                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   519                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 4264                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  60104                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    24692                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      9996                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1100                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1747                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   877                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       13371                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      8338                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         19698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   973                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          57953                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3210                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.105792                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              28630                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5246                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.458525                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              49933                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.390503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.697968                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    37183     74.47%     74.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1091      2.18%     76.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1275      2.55%     79.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1124      2.25%     81.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1487      2.98%     84.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1049      2.10%     86.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      916      1.83%     88.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      734      1.47%     89.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     5074     10.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                49933                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         2466                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           37                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         2526                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull           17                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         17433                       # number of prefetches that crossed the page
system.cpu.idleCycles                           76457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1248                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8393                       # Number of branches executed
system.cpu.iew.exec_nop                           162                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.371303                       # Inst execution rate
system.cpu.iew.exec_refs                        14861                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7211                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2546                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8305                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 77                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               280                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8735                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               53384                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7650                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1659                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 46929                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   554                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1100                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   559                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              114                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          189                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2867                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2633                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             26                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1099                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            149                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     40154                       # num instructions consuming a value
system.cpu.iew.wb_count                         45225                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.564078                       # average fanout of values written-back
system.cpu.iew.wb_producers                     22650                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.357821                       # insts written-back per cycle
system.cpu.iew.wb_sent                          46116                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    52216                       # number of integer regfile reads
system.cpu.int_regfile_writes                   32223                       # number of integer regfile writes
system.cpu.ipc                               0.232257                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.232257                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 32651     67.20%     67.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   55      0.11%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     7      0.01%     67.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     67.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.07%     67.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   41      0.08%     67.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.07%     67.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  47      0.10%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8033     16.53%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7673     15.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  48588                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         724                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014901                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     248     34.25%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     34.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.28%     34.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.41%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    179     24.72%     59.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   292     40.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  48397                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             146207                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        44544                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             68850                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      53145                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     48588                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               283                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11853                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         49933                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.973064                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.775788                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               34256     68.60%     68.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3772      7.55%     76.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3358      6.73%     82.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2838      5.68%     88.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2179      4.36%     92.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1621      3.25%     96.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1015      2.03%     98.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 477      0.96%     99.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 417      0.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           49933                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.384429                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    906                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1909                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          681                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1767                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                12                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              106                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8305                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8735                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   36582                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     97                       # number of misc regfile writes
system.cpu.numCycles                           126390                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3500                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 33835                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    231                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    25655                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     70                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 82490                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  57175                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               53049                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      9878                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1190                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1100                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1817                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    19214                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            63904                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7983                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                329                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3543                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             79                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1275                       # Number of vector rename lookups
system.cpu.rob.rob_reads                        98700                       # The number of ROB reads
system.cpu.rob.rob_writes                      109480                       # The number of ROB writes
system.cpu.timesIdled                             750                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      741                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     184                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3206                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1065                       # Transaction distribution
system.membus.trans_dist::ReadExReq               171                       # Transaction distribution
system.membus.trans_dist::ReadExResp              171                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1066                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            70                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        79104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   79104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1307                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1307    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1307                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1605500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6546750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1254                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             173                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1512                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          183                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           70                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           70                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       176896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        23104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 200000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1938                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001548                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039324                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1935     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1938                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2907274                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            569998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2265000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          405                       # number of demand (read+write) hits
system.l2.demand_hits::total                      630                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 220                       # number of overall hits
system.l2.overall_hits::.cpu.data                   5                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          405                       # number of overall hits
system.l2.overall_hits::total                     630                       # number of overall hits
system.l2.demand_misses::.cpu.inst                887                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                351                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1238                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               887                       # number of overall misses
system.l2.overall_misses::.cpu.data               351                       # number of overall misses
system.l2.overall_misses::total                  1238                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68993500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     30723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         99716500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68993500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     30723000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        99716500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1107                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          405                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1868                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1107                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          405                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1868                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.801265                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.985955                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.662741                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.801265                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.985955                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.662741                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77782.976325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87529.914530                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80546.445880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77782.976325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87529.914530                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80546.445880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1238                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1238                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60143500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     27212501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     87356001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60143500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     27212501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     87356001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.801265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.985955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.662741                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.801265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.985955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.662741                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67805.524239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77528.492877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70562.197900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67805.524239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77528.492877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70562.197900                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            5                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                5                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1252                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1252                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1252                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1252                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 171                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     14723000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14723000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.988439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86099.415205                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86099.415205                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     13012501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13012501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76096.497076                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76096.497076                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                625                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68993500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68993500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          405                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.801265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.586640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77782.976325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77782.976325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60143500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60143500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.801265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.586640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67805.524239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67805.524239                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          180                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             180                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16000000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16000000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.983607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.983607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88888.888889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88888.888889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          180                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          180                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14200000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14200000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.983607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.983607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78888.888889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78888.888889                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           70                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              70                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           70                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           70                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1352500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1352500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19321.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19321.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   674.623497                       # Cycle average of tags in use
system.l2.tags.total_refs                        3132                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.533981                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       460.961206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       213.662291                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.005147                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1097                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.009430                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     26868                       # Number of tag accesses
system.l2.tags.data_accesses                    26868                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          56640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          22464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              79104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56640                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1236                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         896280531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         355473973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1251754504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    896280531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        896280531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        896280531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        355473973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1251754504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000561500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2426                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1237                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1237                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     13288000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                36481750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10742.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29492.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      963                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1237                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.354244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.045755                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.467012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           81     29.89%     29.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           68     25.09%     54.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           51     18.82%     73.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      7.01%     80.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      5.90%     86.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.32%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.21%     92.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.85%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      5.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          271                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  79168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   79168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1252.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1252.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      63165000                       # Total gap between requests
system.mem_ctrls.avgGap                      51063.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 897293277.104811310768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 355473973.209693908691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23746000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12735750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26801.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36284.19                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1185240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               626175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4940880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         28669290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           124320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           40463025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        640.293459                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       103000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     61011500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               771120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3891300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         27764700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           886080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           38632590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.328359                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1988000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     59126500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         6894                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6894                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6894                       # number of overall hits
system.cpu.icache.overall_hits::total            6894                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1444                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1444                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1444                       # number of overall misses
system.cpu.icache.overall_misses::total          1444                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92741000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92741000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92741000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92741000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         8338                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8338                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         8338                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8338                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.173183                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.173183                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.173183                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.173183                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64225.069252                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64225.069252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64225.069252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64225.069252                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               131                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         1254                       # number of writebacks
system.cpu.icache.writebacks::total              1254                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          337                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          337                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          337                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          337                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1107                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1107                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1107                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          405                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1512                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73378500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      6658251                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80036751                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.132766                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.132766                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.132766                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.181338                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66285.907859                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66285.907859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66285.907859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 16440.125926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52934.359127                       # average overall mshr miss latency
system.cpu.icache.replacements                   1254                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6894                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6894                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1444                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1444                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92741000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92741000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         8338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.173183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.173183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64225.069252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64225.069252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          337                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          337                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1107                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1107                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73378500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73378500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.132766                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.132766                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66285.907859                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66285.907859                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          405                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          405                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      6658251                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      6658251                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 16440.125926                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 16440.125926                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           208.469527                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                8404                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1510                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.565563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   176.526311                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    31.943216                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.689556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.124778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.814334                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          108                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.421875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             18186                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            18186                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11891                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11891                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11914                       # number of overall hits
system.cpu.dcache.overall_hits::total           11914                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1437                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1437                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1442                       # number of overall misses
system.cpu.dcache.overall_misses::total          1442                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    100656000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    100656000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    100656000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    100656000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        13328                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        13328                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        13356                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        13356                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.107818                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.107818                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.107966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.107966                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70045.929019                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70045.929019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69803.051318                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69803.051318                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1017                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1017                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          425                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33412000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33412000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031821                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031821                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78452.380952                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78452.380952                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78616.470588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78616.470588                       # average overall mshr miss latency
system.cpu.dcache.replacements                     14                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33122000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33122000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062664                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062664                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72955.947137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72955.947137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          177                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          177                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15776500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15776500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89132.768362                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89132.768362                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          923                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          923                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     65626500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     65626500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.153246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.153246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71101.300108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71101.300108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          740                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          740                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15326000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15326000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83748.633880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83748.633880                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.178571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.178571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       462000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       462000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.178571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.178571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1907500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1907500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31791.666667                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31791.666667                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1847500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1847500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30791.666667                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30791.666667                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027778                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027778                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.863155                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12399                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               426                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.105634                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.863155                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.248890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.248890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          382                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.402344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             27258                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            27258                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     63194500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     63194500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
