================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |  14,645      | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 123,555 *    | user unroll pragmas are applied                                                        |
|               | (2) simplification          |  40,672      | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |  40,036      | user inline pragmas are applied                                                        |
|               | (4) simplification          |  39,768      | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |  27,625      | user array partition pragmas are applied                                               |
|               | (2) simplification          |  18,956      | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |  18,956      | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |  17,296      | apply array reshape pragmas                                                            |
|               | (5) access patterns         |  17,035      | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |  17,032      | loop and instruction simplification                                                    |
|               | (2) parallelization         |  17,032      | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |  17,032      | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |  17,032      | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |  17,079      | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |  17,089      | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
    * - Exceeded design size warning message threshold

* Instructions per Function for each Compilation Phase
+--------------------------------------+-------------------------+--------------+---------------+--------------+-------------+---------------+
| Function                             | Location                | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+--------------------------------------+-------------------------+--------------+---------------+--------------+-------------+---------------+
| + Topo2A_AD_proj                     | Topo2A_AD_proj.cpp:8    | 14,645       | 39,768        | 17,035       | 17,032      | 17,089        |
|  + dense<ap_fixed<19, 11, AP_TR...   | nnet_dense.h:36         |   606        |               |              |             |               |
|   + dense_latency<ap_fixed<19, 1...  | nnet_dense_latency.h:13 |   604        |               |              |             |               |
|      product                         | nnet_mult.h:70          |   141        |               |              |             |               |
|      cast<ap_fixed<19, 11, AP_TRN... | nnet_mult.h:110         |     3        |               |              |             |               |
|    relu<ap_fixed<19, 11, AP_TRN...   | nnet_activation.h:39    |   765        |   767         |   705        |   673       |   674         |
|  + dense<ap_ufixed<15, 0, AP_RN...   | nnet_dense.h:36         |   651        |               |              |             |               |
|   + dense_latency<ap_ufixed<15, ...  | nnet_dense_latency.h:13 |   649        |               |              |             |               |
|      product                         | nnet_mult.h:70          |   141        |               |              |             |               |
|      cast<ap_ufixed<15, 0, AP_RND... | nnet_mult.h:110         |    48        |               |              |             |               |
|    linear<ap_fixed<14, 6, AP_TR...   | nnet_activation.h:28    |    68        |    79         |    49        |    33       |    34         |
|    relu<ap_fixed<19, 11, AP_TRN...   | nnet_activation.h:39    |   765        |   383         |   353        |   337       |   338         |
|  + dense<ap_ufixed<15, 0, AP_RN...   | nnet_dense.h:36         |   651        |               |              |             |               |
|   + dense_latency<ap_ufixed<15, ...  | nnet_dense_latency.h:13 |   649        |               |              |             |               |
|      product                         | nnet_mult.h:70          |   141        |               |              |             |               |
|      cast<ap_ufixed<15, 0, AP_RND... | nnet_mult.h:110         |    48        |               |              |             |               |
|    linear<ap_fixed<12, 4, AP_TR...   | nnet_activation.h:28    |    68        |    14         |    10        |     7       |     8         |
|    dense_latency<ap_fixed<19, 1...   | nnet_dense_latency.h:13 |              | 27,002        | 9,866        | 9,865       | 9,866         |
|    dense_latency<ap_ufixed<15, ...   | nnet_dense_latency.h:13 |              | 10,193        | 5,126        | 5,094       | 5,095         |
|    dense_latency<ap_ufixed<15, ...   | nnet_dense_latency.h:13 |              | 1,067         |   656        |   640       |   641         |
+--------------------------------------+-------------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


