
---------- Begin Simulation Statistics ----------
final_tick                                14316623500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 234436                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425452                       # Number of bytes of host memory used
host_op_rate                                   410691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    60.72                       # Real time elapsed on the host
host_tick_rate                              235772792                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14235407                       # Number of instructions simulated
sim_ops                                      24937994                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014317                       # Number of seconds simulated
sim_ticks                                 14316623500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               35                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               76                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     76                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4235407                       # Number of instructions committed
system.cpu0.committedOps                      8010063                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.760446                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1493985                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1074178                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        15080                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     776934                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          563                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       14784085                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.147919                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1434730                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          208                       # TLB misses on write requests
system.cpu0.numCycles                        28633242                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              17552      0.22%      0.22% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                6273621     78.32%     78.54% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 15669      0.20%     78.74% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.02%     78.75% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                10686      0.13%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 12426      0.16%     79.07% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                48532      0.61%     79.67% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.67% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.67% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.01%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::MemRead                877420     10.95%     90.63% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               704551      8.80%     99.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            28654      0.36%     99.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           16996      0.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8010063                       # Class of committed instruction
system.cpu0.tickCycles                       13849157                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   35                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.863325                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872161                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157401                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2420                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003169                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1710                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5704059                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.349244                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443077                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          188                       # TLB misses on write requests
system.cpu1.numCycles                        28633247                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22929188                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43092                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         87208                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1209137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1876                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2418340                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1876                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              20277                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26095                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16997                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23839                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23839                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20277                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       131324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       131324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 131324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4493504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4493504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4493504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44116                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44116    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               44116                       # Request fanout histogram
system.membus.reqLayer4.occupancy           202080000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          234415750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       736528                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          736528                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       736528                       # number of overall hits
system.cpu0.icache.overall_hits::total         736528                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       698149                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        698149                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       698149                       # number of overall misses
system.cpu0.icache.overall_misses::total       698149                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9234351000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9234351000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9234351000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9234351000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1434677                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1434677                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1434677                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1434677                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.486625                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.486625                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.486625                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.486625                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13226.905718                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13226.905718                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13226.905718                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13226.905718                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       698132                       # number of writebacks
system.cpu0.icache.writebacks::total           698132                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       698149                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       698149                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       698149                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       698149                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8536203000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8536203000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8536203000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8536203000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.486625                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.486625                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.486625                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.486625                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12226.907150                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12226.907150                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12226.907150                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12226.907150                       # average overall mshr miss latency
system.cpu0.icache.replacements                698132                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       736528                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         736528                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       698149                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       698149                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9234351000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9234351000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1434677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1434677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.486625                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.486625                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13226.905718                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13226.905718                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       698149                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       698149                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8536203000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8536203000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.486625                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.486625                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12226.907150                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12226.907150                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999042                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1434676                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           698148                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.054974                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999042                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         12175564                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        12175564                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1450636                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1450636                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1450636                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1450636                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       313055                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        313055                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       313055                       # number of overall misses
system.cpu0.dcache.overall_misses::total       313055                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   6094213500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6094213500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   6094213500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6094213500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1763691                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1763691                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1763691                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1763691                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177500                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177500                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177500                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177500                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19466.909968                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19466.909968                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19466.909968                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19466.909968                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       183525                       # number of writebacks
system.cpu0.dcache.writebacks::total           183525                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        37120                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        37120                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        37120                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        37120                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       275935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       275935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       275935                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       275935                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4815457500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4815457500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4815457500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4815457500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156453                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156453                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156453                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156453                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17451.419718                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17451.419718                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17451.419718                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17451.419718                       # average overall mshr miss latency
system.cpu0.dcache.replacements                275919                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       840106                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         840106                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       202302                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       202302                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3098894500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3098894500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1042408                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1042408                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.194072                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.194072                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15318.160473                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15318.160473                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         7844                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7844                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       194458                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       194458                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2789167000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2789167000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.186547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.186547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14343.287497                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14343.287497                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       610530                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        610530                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       110753                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       110753                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2995319000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2995319000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       721283                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       721283                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.153550                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.153550                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27045.037155                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27045.037155                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        29276                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        29276                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        81477                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        81477                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2026290500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2026290500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.112961                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.112961                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24869.478503                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24869.478503                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999099                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1726571                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           275935                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.257166                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999099                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999944                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         14385463                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        14385463                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429279                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429279                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429279                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429279                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13751                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13751                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13751                       # number of overall misses
system.cpu1.icache.overall_misses::total        13751                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    461076500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    461076500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    461076500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    461076500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443030                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443030                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443030                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443030                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005629                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005629                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005629                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005629                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33530.397789                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33530.397789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33530.397789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33530.397789                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13735                       # number of writebacks
system.cpu1.icache.writebacks::total            13735                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13751                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13751                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13751                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13751                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    447325500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    447325500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    447325500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    447325500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005629                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005629                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005629                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005629                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32530.397789                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32530.397789                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32530.397789                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32530.397789                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13735                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429279                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429279                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13751                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13751                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    461076500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    461076500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443030                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443030                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005629                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005629                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33530.397789                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33530.397789                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13751                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13751                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    447325500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    447325500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005629                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005629                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32530.397789                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32530.397789                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998999                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443030                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13751                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           177.661988                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19557991                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19557991                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861468                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861468                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5862947                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5862947                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226426                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226426                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       232338                       # number of overall misses
system.cpu1.dcache.overall_misses::total       232338                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4362144984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4362144984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4362144984                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4362144984                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087894                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087894                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095285                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095285                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037193                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037193                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038118                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038118                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19265.212405                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19265.212405                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 18774.995842                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18774.995842                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1473                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.653846                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        59567                       # number of writebacks
system.cpu1.dcache.writebacks::total            59567                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8801                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8801                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8801                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8801                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217625                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217625                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221368                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221368                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3838030500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3838030500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4133390500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4133390500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035747                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036318                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17635.981620                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17635.981620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18672.032543                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18672.032543                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221352                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983164                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983164                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163041                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163041                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2566380500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2566380500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039323                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039323                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15740.706325                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15740.706325                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          421                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          421                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162620                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162620                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2385324000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2385324000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14668.085106                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14668.085106                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63385                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63385                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1795764484                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1795764484                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032644                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032644                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28331.063879                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28331.063879                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8380                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8380                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1452706500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1452706500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26410.444505                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26410.444505                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data         1479                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1479                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         5912                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         5912                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.799892                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.799892                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    295360000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    295360000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 78909.965269                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 78909.965269                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998914                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6084315                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221368                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.485070                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998914                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48983648                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48983648                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              696285                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              256161                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              202828                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1165087                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             696285                       # number of overall hits
system.l2.overall_hits::.cpu0.data             256161                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9813                       # number of overall hits
system.l2.overall_hits::.cpu1.data             202828                       # number of overall hits
system.l2.overall_hits::total                 1165087                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             19774                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3938                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             18540                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44116                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1864                       # number of overall misses
system.l2.overall_misses::.cpu0.data            19774                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3938                       # number of overall misses
system.l2.overall_misses::.cpu1.data            18540                       # number of overall misses
system.l2.overall_misses::total                 44116                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    154271000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1584736500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    317663500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1511159500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3567830500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    154271000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1584736500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    317663500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1511159500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3567830500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          698149                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          275935                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221368                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1209203                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         698149                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         275935                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221368                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1209203                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002670                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071662                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.286379                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.083752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.036484                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002670                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071662                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.286379                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.083752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.036484                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82763.412017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80142.434510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80666.201117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81508.063646                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80873.843957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82763.412017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80142.434510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80666.201117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81508.063646                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80873.843957                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26095                       # number of writebacks
system.l2.writebacks::total                     26095                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        19774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        18540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44116                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        19774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        18540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44116                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    135631000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1386996500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    278283500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1325759500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3126670500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    135631000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1386996500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    278283500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1325759500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3126670500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.071662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.286379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.083752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.036484                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.071662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.286379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.083752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.036484                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72763.412017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70142.434510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70666.201117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71508.063646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70873.843957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72763.412017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70142.434510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70666.201117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71508.063646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70873.843957                       # average overall mshr miss latency
system.l2.replacements                          44699                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       243091                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           243091                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       243091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       243091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       711867                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           711867                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       711867                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       711867                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          269                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           269                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            66538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            46105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                112643                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          14939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           8900                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23839                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1197639000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    736453500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1934092500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        81477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.183352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.161803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.174668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80168.619051                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82747.584270                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81131.444272                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        14939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1048249000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    647453500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1695702500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.183352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.161803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.174668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70168.619051                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 72747.584270                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71131.444272                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        696285                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             706098                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3938                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    154271000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    317663500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    471934500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       698149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         711900                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002670                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.286379                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82763.412017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80666.201117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81339.968976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3938                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    135631000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    278283500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    413914500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.286379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72763.412017                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70666.201117                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71339.968976                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       189623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       156723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            346346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         4835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         9640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    387097500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    774706000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1161803500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       194458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        360821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.057946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80061.530507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80363.692946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80262.763385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         4835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         9640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    338747500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    678306000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1017053500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.057946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.040117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70061.530507                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70363.692946                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70262.763385                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.090898                       # Cycle average of tags in use
system.l2.tags.total_refs                     2418070                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45723                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     52.885200                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.590382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      170.624712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      508.597930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       34.188769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      278.089104                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.029873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.166626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.496678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.033387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.271571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998136                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19392435                       # Number of tag accesses
system.l2.tags.data_accesses                 19392435                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        119296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1265536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        252032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1186560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2823424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       119296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       252032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        371328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1670080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1670080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          19774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          18540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               44116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26095                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26095                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8332691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         88396262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17604151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         82879877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             197212981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8332691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17604151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25936842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116653204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116653204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116653204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8332691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        88396262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17604151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        82879877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            313866185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     19744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     18257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000413570500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1575                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1575                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              114464                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24476                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       44116                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26095                       # Number of write requests accepted
system.mem_ctrls.readBursts                     44116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26095                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    313                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    43                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1460                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    494030000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  219015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1315336250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11278.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30028.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32844                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21942                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 44116                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26095                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   34548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.973612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.662497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.878263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3589     23.86%     23.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4324     28.74%     52.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2367     15.73%     68.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1762     11.71%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1317      8.75%     88.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          519      3.45%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          321      2.13%     94.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          224      1.49%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          622      4.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15045                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.808254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.752981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.771892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1444     91.68%     91.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            68      4.32%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            24      1.52%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.83%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.44%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.25%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.13%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.13%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.32%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.06%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1575                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.528889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.503630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.937174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1171     74.35%     74.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      2.10%     76.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              321     20.38%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      2.67%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1575                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2803392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1666112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2823424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1670080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       195.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       116.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    197.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14314916000                       # Total gap between requests
system.mem_ctrls.avgGap                     203884.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       119296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1263616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       252032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1168448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1666112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8332691.014749391936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 88262152.036057949066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17604150.866997376084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 81614774.601008400321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116376043.555241912603                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        19774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        18540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26095                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     59103500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    573834750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    116828750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    565569250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 346738412000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31707.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29019.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29667.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30505.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13287542.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             48423480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             25726305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           150325560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           66111300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1129708320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4199779950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1960926720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7581001635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.524412                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5059527750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    477880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8779215750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             59033520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             31369470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           162427860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           69780960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1129708320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4641231840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1589177760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7682729730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.630004                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4089167750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    477880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9749575750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1072720                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       269186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       711867                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          272783                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           136482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          136482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        711900                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       360821                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2094429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       827788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3627542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     89361920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     29405376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1759104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17979840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              138506240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44699                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1670080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1253902                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001497                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038661                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1252025     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1877      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1253902                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2164128000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332487627                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20687378                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         414019266                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1047310822                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14316623500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
