
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16904 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 458.410 ; gain = 105.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_SLAVE.v:72]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_24s_8s_32bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_24s_8s_32bkb.v:20]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_24s_8s_32bkb_Mul_LUT_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_24s_8s_32bkb.v:11]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_24s_8s_32bkb_Mul_LUT_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_24s_8s_32bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_24s_8s_32bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_24s_8s_32bkb.v:20]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_8cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_mul_16s_8cud.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_8cud_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_mul_16s_8cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_8cud_DSP48_0' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_mul_16s_8cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_8cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_mul_16s_8cud.v:14]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:76]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s_eOg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_eOg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s_eOg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg_ram' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1328]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1330]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1422]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1486]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1490]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1532]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (10#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:76]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sfYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_sfYi.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 4608 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sfYi_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_sfYi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4608 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_sfYi.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sfYi_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_sfYi.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sfYi_ram' (11#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_sfYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sfYi' (12#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_sfYi.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sg8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_sg8j.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sg8j_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_sg8j.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_sg8j.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sg8j_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_sg8j.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sg8j_ram' (13#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_sg8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sg8j' (14#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_sg8j.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdhbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_ama_addmuladdhbi.v:40]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdhbi_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_ama_addmuladdhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdhbi_DSP48_1' (15#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_ama_addmuladdhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdhbi' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_ama_addmuladdhbi.v:40]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1448]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1892]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 46'b0000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 46'b0000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 46'b0000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 46'b0000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 46'b0000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 46'b0000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 46'b0000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 46'b0000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 46'b0000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 46'b0000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 46'b0000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 46'b0000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 46'b0000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 46'b0000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 46'b0000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 46'b0000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 46'b0000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 46'b0000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 46'b0000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 46'b0000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 46'b0000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 46'b0000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 46'b0000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 46'b0000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 46'b0000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 46'b0000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 46'b0000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 46'b0000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 46'b0000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 46'b0000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 46'b0000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 46'b0000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 46'b0000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 46'b0000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 46'b0000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 46'b0000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 46'b0000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 46'b0000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage24 bound to: 46'b0000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage25 bound to: 46'b0000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage26 bound to: 46'b0000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage27 bound to: 46'b0000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage28 bound to: 46'b0001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage29 bound to: 46'b0010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage30 bound to: 46'b0100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 46'b1000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:103]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_ibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s_A_ibs.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_ibs_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s_A_ibs.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s_A_ibs.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_32_24_4_s_A_ibs_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s_A_ibs.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_ibs_ram' (18#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s_A_ibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_ibs' (19#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s_A_ibs.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2333]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2337]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2341]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2345]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2349]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2357]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2365]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2371]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2373]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2545]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2571]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2719]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s' (20#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:76]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VjbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s_A_VjbC.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VjbC_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s_A_VjbC.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s_A_VjbC.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_A_VjbC_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s_A_VjbC.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VjbC_ram' (21#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s_A_VjbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VjbC' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s_A_VjbC.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_Vbll' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s_B_Vbll.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_Vbll_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s_B_Vbll.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2304 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s_B_Vbll.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_B_Vbll_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s_B_Vbll.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_Vbll_ram' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s_B_Vbll.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_Vbll' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s_B_Vbll.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nscnw' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nscnw_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:70]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nscnw_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nscnw_div_u' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nscnw_div' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nscnw' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_6432_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mux_6432_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_6432_8_1_1' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mux_6432_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_13ns_cow' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_mul_13ns_cow.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_13ns_cow_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_mul_13ns_cow.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_13ns_cow_DSP48_2' (29#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_mul_13ns_cow.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_13ns_cow' (30#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_mul_13ns_cow.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_cpw' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_mul_11ns_cpw.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_cpw_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_mul_11ns_cpw.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_cpw_DSP48_3' (31#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_mul_11ns_cpw.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_cpw' (32#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mul_mul_11ns_cpw.v:14]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:4298]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s' (33#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:76]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_A_V_3_0.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_A_V_3_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_A_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_A_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_0_ram' (34#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_A_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_0' (35#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_A_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_9' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_A_V_3_9.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_9_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_A_V_3_9.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_A_V_3_9.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_V_3_9_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_A_V_3_9.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_9_ram' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_A_V_3_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_9' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_A_V_3_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_B_V_3_0.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 130 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 130 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_B_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_B_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0_ram' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_B_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_9' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_B_V_3_9.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 110 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_9_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_B_V_3_9.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 110 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_B_V_3_9.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_9_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_B_V_3_9.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_9_ram' (40#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_B_V_3_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_9' (41#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s_B_V_3_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_5ns_cqw' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_5ns_cqw_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:70]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_5ns_cqw_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:10]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter cal_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_5ns_cqw_div_u' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_5ns_cqw_div' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_5ns_cqw' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_crw' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_crw_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_crw_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_crw_div_u' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_crw_div' (46#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_crw' (47#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4ncsw' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mac_muladd_4ncsw.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4ncsw_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mac_muladd_4ncsw.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4ncsw_DSP48_4' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mac_muladd_4ncsw.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4ncsw' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mac_muladd_4ncsw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 17'b10000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_MASTER.v:66]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/fifo_w8_d1000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1000_A' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/fifo_w8_d1000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d10000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/fifo_w8_d10000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d10000_A' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/fifo_w8_d10000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/fifo_w8_d2000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2000_A' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/fifo_w8_d2000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_ctx' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_Conv_1_ctx.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_ctx_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_Conv_1_ctx.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_ctx_shiftReg' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_Conv_1_ctx.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_ctx' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_Conv_1_ctx.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16cux' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_Conv_16cux.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16cux_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_Conv_16cux.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16cux_shiftReg' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_Conv_16cux.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16cux' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_Conv_16cux.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32cvx' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_Pool_32cvx.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32cvx_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_Pool_32cvx.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32cvx_shiftReg' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_Pool_32cvx.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32cvx' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_Pool_32cvx.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152cwx' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_FC_1152cwx.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152cwx_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_FC_1152cwx.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152cwx_shiftReg' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_FC_1152cwx.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152cwx' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_FC_1152cwx.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_cxx' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_FC_128_cxx.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_cxx_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_FC_128_cxx.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_cxx_shiftReg' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_FC_128_cxx.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_cxx' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_FC_128_cxx.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAcyx' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_AXI_DMAcyx.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAcyx_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_AXI_DMAcyx.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAcyx_shiftReg' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_AXI_DMAcyx.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAcyx' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/start_for_AXI_DMAcyx.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_urem_8ns_5ns_crw_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_7ns_5ns_cqw_div_u has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_9 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_0 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_A_V_3_9 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_A_V_3_0 has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_11ns_6nscnw_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[31]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[30]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[29]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[28]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[27]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[26]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[25]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[24]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[23]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[22]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[21]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[20]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[19]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[18]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[17]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[16]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[15]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[14]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[13]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[12]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[11]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[10]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[9]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[8]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[7]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[6]
WARNING: [Synth 8-3331] design FC_1152_128_s_B_Vbll has unconnected port reset
WARNING: [Synth 8-3331] design FC_1152_128_s_A_VjbC has unconnected port reset
WARNING: [Synth 8-3331] design Pool_32_24_4_s_A_ibs has unconnected port reset
WARNING: [Synth 8-3331] design Conv_16_26_32_3_sg8j has unconnected port reset
WARNING: [Synth 8-3331] design Conv_16_26_32_3_sfYi has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_28_16_3_s_eOg has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_28_16_3_s_dEe has unconnected port reset
WARNING: [Synth 8-3331] design AXI_DMA_SLAVE has unconnected port stream_in_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 583.855 ; gain = 230.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 583.855 ; gain = 230.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 583.855 ; gain = 230.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 965.531 ; gain = 3.828
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 965.531 ; gain = 612.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 965.531 ; gain = 612.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 965.531 ; gain = 612.125
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_114_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_data_V_3_reg_245_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_SLAVE.v:464]
WARNING: [Synth 8-6014] Unused sequential element tmp_data_V_5_reg_257_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_SLAVE.v:476]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:1532]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_131_reg_1316_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:749]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_119_reg_1243_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:767]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_138_reg_1387_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:775]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_137_reg_1382_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:774]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_430_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_69_fu_435_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_504_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_572_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten13_fu_684_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_958_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_976_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_702_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_590_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_610_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_V_83_reg_1185_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:805]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_87_reg_1190_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:811]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1848]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_107_reg_1705_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:943]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_106_reg_1700_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:942]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_78_reg_1819_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1011]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_542_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_46_fu_547_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_616_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_742_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_850_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1217_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_634_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1235_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten10_fu_868_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten4_fu_1295_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_fu_945_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_780_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_V_63_reg_1543_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1041]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_67_reg_1548_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:1047]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_19_4_mid2_reg_2436_reg[0:0]' into 'tmp_15_mid2_reg_2412_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2345]
INFO: [Synth 8-4471] merging register 'tmp_19_6_mid2_reg_2448_reg[1:0]' into 'tmp_19_2_mid2_reg_2424_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2353]
INFO: [Synth 8-4471] merging register 'tmp_19_8_mid2_reg_2460_reg[0:0]' into 'tmp_15_mid2_reg_2412_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2361]
INFO: [Synth 8-4471] merging register 'tmp_19_mid2_reg_2472_reg[1:0]' into 'tmp_19_2_mid2_reg_2424_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2373]
INFO: [Synth 8-4471] merging register 'tmp_19_11_mid2_reg_2484_reg[0:0]' into 'tmp_15_mid2_reg_2412_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2323]
INFO: [Synth 8-4471] merging register 'tmp_19_13_mid2_reg_2496_pp2_iter1_reg_reg[1:0]' into 'tmp_19_2_mid2_reg_2424_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2743]
INFO: [Synth 8-4471] merging register 'tmp_21_reg_2512_pp2_iter1_reg_reg[5:0]' into 'tmp_21_reg_2512_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:2833]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1292]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1290]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1286]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1284]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1282]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1280]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1278]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1274]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1272]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1270]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1268]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1266]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1264]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1262]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1260]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1258]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1256]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1254]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1252]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1250]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1248]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1246]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1244]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1242]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1240]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_53_reg_2790_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1191]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_2512_pp2_iter1_reg_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1185]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_623_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_997_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_641_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1015_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1421_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_553_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_V_10_reg_2321_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1209]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_6_reg_2316_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1227]
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_623_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_997_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_641_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1015_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1421_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_553_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_10_mid3_fu_1209_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_19_1_mid2_reg_2418" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_15_mid3_fu_1225_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_19_2_mid3_fu_1257_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:53]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:8668]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_65_reg_6065_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:4371]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_68_reg_5325_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:4377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_30_fu_4171_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_31_fu_4176_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_4245_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_4361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4403_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_5030_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_5048_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_4421_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg_6007_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:4346]
WARNING: [Synth 8-6014] Unused sequential element tmp_20_reg_6012_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:4347]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_43_reg_5242_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:4425]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_47_reg_5247_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:4431]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:53]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1594]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1601]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter3_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1608]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter4_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1615]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter5_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1622]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter6_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1629]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter7_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter7_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1636]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter8_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter8_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1643]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter9_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter9_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1650]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter10_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter10_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1566]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter11_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter11_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1573]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter12_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter12_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1580]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter13_B_V_3_load_phi_reg_943_reg[7:0]' into 'ap_phi_reg_pp2_iter13_A_V_3_load_phi_reg_918_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1587]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter10_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1566]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter11_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1573]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter12_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1580]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter13_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1587]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1594]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1601]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1608]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1615]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1622]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1629]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter7_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1636]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter8_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1643]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter9_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1650]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:3066]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1001_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_fu_1006_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1075_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1149_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1422_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_1179_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element arrayNo1_reg_1920_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1656]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_1671_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1833]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter14_A_V_3_load_phi_reg_918_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1390]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter14_B_V_3_load_phi_reg_943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1418]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_23_reg_1548_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1851]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_27_reg_1553_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1857]
INFO: [Synth 8-5546] ROM "tmp_s_fu_1001_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_fu_1006_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1075_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1149_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1422_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_1179_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_126_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_V_106_reg_276_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_MASTER.v:552]
WARNING: [Synth 8-6014] Unused sequential element reg_121_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_MASTER.v:478]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/fifo_w8_d1000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/fifo_w8_d10000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/fifo_w8_d2000_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 965.531 ; gain = 612.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 5     
	   4 Input     13 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 23    
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 38    
	   2 Input     10 Bit       Adders := 13    
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 11    
	   3 Input      8 Bit       Adders := 12    
	   4 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 22    
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               46 Bit    Registers := 1     
	               30 Bit    Registers := 11    
	               24 Bit    Registers := 9     
	               19 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 71    
	               10 Bit    Registers := 35    
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 307   
	                7 Bit    Registers := 37    
	                6 Bit    Registers := 42    
	                5 Bit    Registers := 59    
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 275   
+---Multipliers : 
	                 8x24  Multipliers := 9     
+---RAMs : 
	              78K Bit         RAMs := 2     
	              36K Bit         RAMs := 1     
	              18K Bit         RAMs := 64    
	              15K Bit         RAMs := 1     
	               7K Bit         RAMs := 3     
	               1K Bit         RAMs := 10    
	              880 Bit         RAMs := 1     
+---Muxes : 
	   3 Input     46 Bit        Muxes := 2     
	  47 Input     46 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 4     
	   3 Input     17 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 10    
	   3 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 9     
	   3 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   3 Input     11 Bit        Muxes := 5     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 59    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 29    
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 152   
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      6 Bit        Muxes := 22    
	   2 Input      5 Bit        Muxes := 39    
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 22    
	   2 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 205   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_mul_24s_8s_32bkb_Mul_LUT_0 
Detailed RTL Component Info : 
+---Multipliers : 
	                 8x24  Multipliers := 1     
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module Conv_1_28_16_3_s_dEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_1_28_16_3_s_eOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
Module Conv_16_26_32_3_sfYi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module Conv_16_26_32_3_sg8j_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 34    
Module Pool_32_24_4_s_A_ibs_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Pool_32_24_4_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 25    
	   3 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               46 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 24    
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   3 Input     46 Bit        Muxes := 2     
	  47 Input     46 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 53    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 23    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module FC_1152_128_s_A_VjbC_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_Vbll_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module cnn_urem_11ns_6nscnw_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nscnw_div 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_6432_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 63    
Module FC_1152_128_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 7     
	                8 Bit    Registers := 51    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 76    
+---Muxes : 
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
Module FC_128_10_s_A_V_3_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_9_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_B_V_3_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_9_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              880 Bit         RAMs := 1     
Module cnn_urem_7ns_5ns_cqw_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 7     
+---Registers : 
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
Module cnn_urem_7ns_5ns_cqw_div 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_urem_8ns_5ns_crw_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
Module cnn_urem_8ns_5ns_crw_div 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module FC_128_10_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 36    
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 64    
+---Muxes : 
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
Module AXI_DMA_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w8_d1000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d10000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              78K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Conv_1_ctx_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_1_ctx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_16cux_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_16cux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Pool_32cvx_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Pool_32cvx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_1152cwx_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_1152cwx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_128_cxx_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_128_cxx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AXI_DMAcyx_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMAcyx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1149_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_1179_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_14_fu_1006_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1001_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1075_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1422_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_data_V_3_reg_245_reg[7:0]' into 'tmp_data_V_3_reg_245_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_SLAVE.v:464]
INFO: [Synth 8-4471] merging register 'tmp_data_V_4_reg_251_reg[7:0]' into 'tmp_data_V_4_reg_251_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_SLAVE.v:234]
WARNING: [Synth 8-6014] Unused sequential element tmp_data_V_3_reg_245_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_SLAVE.v:464]
WARNING: [Synth 8-6014] Unused sequential element tmp_data_V_4_reg_251_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_SLAVE.v:234]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_114_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_267_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_SLAVE.v:233]
WARNING: [Synth 8-6014] Unused sequential element r_V_19_reg_262_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_SLAVE.v:221]
DSP Report: Generating DSP r_V_17_reg_291_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_4_reg_251_reg is absorbed into DSP r_V_17_reg_291_reg.
DSP Report: register r_V_reg_267_reg is absorbed into DSP r_V_17_reg_291_reg.
DSP Report: register r_V_17_reg_291_reg is absorbed into DSP r_V_17_reg_291_reg.
DSP Report: operator cnn_mul_mul_16s_8cud_U4/cnn_mul_mul_16s_8cud_DSP48_0_U/p is absorbed into DSP r_V_17_reg_291_reg.
DSP Report: Generating DSP r_V_20_reg_272_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_2_reg_239_reg is absorbed into DSP r_V_20_reg_272_reg.
DSP Report: register r_V_19_reg_262_reg is absorbed into DSP r_V_20_reg_272_reg.
DSP Report: register r_V_20_reg_272_reg is absorbed into DSP r_V_20_reg_272_reg.
DSP Report: operator cnn_mul_mul_16s_8cud_U3/cnn_mul_mul_16s_8cud_DSP48_0_U/p is absorbed into DSP r_V_20_reg_272_reg.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data141" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_69_fu_435_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_430_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_572_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_958_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_590_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_1203_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_1_28_16_3_s.v:399]
DSP Report: Generating DSP r_V_1_reg_1208_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_81_reg_1179_reg is absorbed into DSP r_V_1_reg_1208_reg.
DSP Report: register r_V_reg_1203_reg is absorbed into DSP r_V_1_reg_1208_reg.
DSP Report: register r_V_1_reg_1208_reg is absorbed into DSP r_V_1_reg_1208_reg.
DSP Report: operator cnn_mul_mul_16s_8cud_U11/cnn_mul_mul_16s_8cud_DSP48_0_U/p is absorbed into DSP r_V_1_reg_1208_reg.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_46_fu_547_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_542_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_742_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_616_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_850_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1217_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1235_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_634_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_68_mid2_v_reg_1690_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:944]
WARNING: [Synth 8-6014] Unused sequential element tmp_98_reg_1680_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:514]
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_1561_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Conv_16_26_32_3_s.v:483]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_ama_addmuladdhbi.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_ama_addmuladdhbi.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_ama_addmuladdhbi.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_ama_addmuladdhbi.v:31]
DSP Report: Generating DSP r_V_12_reg_1566_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_61_reg_1537_reg is absorbed into DSP r_V_12_reg_1566_reg.
DSP Report: register r_V_reg_1561_reg is absorbed into DSP r_V_12_reg_1566_reg.
DSP Report: register r_V_12_reg_1566_reg is absorbed into DSP r_V_12_reg_1566_reg.
DSP Report: operator cnn_mul_mul_16s_8cud_U17/cnn_mul_mul_16s_8cud_DSP48_0_U/p is absorbed into DSP r_V_12_reg_1566_reg.
DSP Report: Generating DSP cnn_ama_addmuladdhbi_U19/cnn_ama_addmuladdhbi_DSP48_1_U/p, operation Mode is: C+(D'+A2)*(B:0x1a).
DSP Report: register A is absorbed into DSP cnn_ama_addmuladdhbi_U19/cnn_ama_addmuladdhbi_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP cnn_ama_addmuladdhbi_U19/cnn_ama_addmuladdhbi_DSP48_1_U/p.
DSP Report: operator cnn_ama_addmuladdhbi_U19/cnn_ama_addmuladdhbi_DSP48_1_U/p is absorbed into DSP cnn_ama_addmuladdhbi_U19/cnn_ama_addmuladdhbi_DSP48_1_U/p.
DSP Report: operator cnn_ama_addmuladdhbi_U19/cnn_ama_addmuladdhbi_DSP48_1_U/m is absorbed into DSP cnn_ama_addmuladdhbi_U19/cnn_ama_addmuladdhbi_DSP48_1_U/p.
DSP Report: operator cnn_ama_addmuladdhbi_U19/cnn_ama_addmuladdhbi_DSP48_1_U/ad is absorbed into DSP cnn_ama_addmuladdhbi_U19/cnn_ama_addmuladdhbi_DSP48_1_U/p.
DSP Report: Generating DSP cnn_ama_addmuladdhbi_U18/cnn_ama_addmuladdhbi_DSP48_1_U/p, operation Mode is: C'+(D'+A)*(B:0x1a).
DSP Report: register A is absorbed into DSP cnn_ama_addmuladdhbi_U18/cnn_ama_addmuladdhbi_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP cnn_ama_addmuladdhbi_U18/cnn_ama_addmuladdhbi_DSP48_1_U/p.
DSP Report: operator cnn_ama_addmuladdhbi_U18/cnn_ama_addmuladdhbi_DSP48_1_U/p is absorbed into DSP cnn_ama_addmuladdhbi_U18/cnn_ama_addmuladdhbi_DSP48_1_U/p.
DSP Report: operator cnn_ama_addmuladdhbi_U18/cnn_ama_addmuladdhbi_DSP48_1_U/m is absorbed into DSP cnn_ama_addmuladdhbi_U18/cnn_ama_addmuladdhbi_DSP48_1_U/p.
DSP Report: operator cnn_ama_addmuladdhbi_U18/cnn_ama_addmuladdhbi_DSP48_1_U/ad is absorbed into DSP cnn_ama_addmuladdhbi_U18/cnn_ama_addmuladdhbi_DSP48_1_U/p.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_2512_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:1179]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_553_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_623_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_997_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1015_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_2326_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/Pool_32_24_4_s.v:780]
DSP Report: Generating DSP r_V_1_reg_2331_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_4_reg_2310_reg is absorbed into DSP r_V_1_reg_2331_reg.
DSP Report: register r_V_reg_2326_reg is absorbed into DSP r_V_1_reg_2331_reg.
DSP Report: register r_V_1_reg_2331_reg is absorbed into DSP r_V_1_reg_2331_reg.
DSP Report: operator cnn_mul_mul_16s_8cud_U26/cnn_mul_mul_16s_8cud_DSP48_0_U/p is absorbed into DSP r_V_1_reg_2331_reg.
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[10].dividend_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_6nscnw_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_11ns_6nscnw.v:121]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_31_fu_4176_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_30_fu_4171_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_4361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_4245_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4403_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_5030_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_4421_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_5048_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_5362_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:4407]
WARNING: [Synth 8-6014] Unused sequential element tmp_70_reg_6056_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:4389]
WARNING: [Synth 8-6014] Unused sequential element tmp_40_reg_5356_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:4365]
WARNING: [Synth 8-6014] Unused sequential element j_mid2_reg_6038_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:4316]
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_5260_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_1152_128_s.v:3610]
DSP Report: Generating DSP r_V_8_reg_5265_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_41_reg_5236_reg is absorbed into DSP r_V_8_reg_5265_reg.
DSP Report: register r_V_reg_5260_reg is absorbed into DSP r_V_8_reg_5265_reg.
DSP Report: register r_V_8_reg_5265_reg is absorbed into DSP r_V_8_reg_5265_reg.
DSP Report: operator cnn_mul_mul_16s_8cud_U35/cnn_mul_mul_16s_8cud_DSP48_0_U/p is absorbed into DSP r_V_8_reg_5265_reg.
DSP Report: Generating DSP cnn_mul_mul_13ns_cow_U36/cnn_mul_mul_13ns_cow_DSP48_2_U/p, operation Mode is: ((A:0xe39)*B2)'.
DSP Report: register tmp_40_reg_5356_reg is absorbed into DSP cnn_mul_mul_13ns_cow_U36/cnn_mul_mul_13ns_cow_DSP48_2_U/p.
DSP Report: register P is absorbed into DSP cnn_mul_mul_13ns_cow_U36/cnn_mul_mul_13ns_cow_DSP48_2_U/p.
DSP Report: operator cnn_mul_mul_13ns_cow_U36/cnn_mul_mul_13ns_cow_DSP48_2_U/p is absorbed into DSP cnn_mul_mul_13ns_cow_U36/cnn_mul_mul_13ns_cow_DSP48_2_U/p.
DSP Report: Generating DSP cnn_mul_mul_11ns_cpw_U37/cnn_mul_mul_11ns_cpw_DSP48_3_U/p, operation Mode is: ((A:0xe39)*B2)'.
DSP Report: register j_mid2_reg_6038_reg is absorbed into DSP cnn_mul_mul_11ns_cpw_U37/cnn_mul_mul_11ns_cpw_DSP48_3_U/p.
DSP Report: register P is absorbed into DSP cnn_mul_mul_11ns_cpw_U37/cnn_mul_mul_11ns_cpw_DSP48_3_U/p.
DSP Report: operator cnn_mul_mul_11ns_cpw_U37/cnn_mul_mul_11ns_cpw_DSP48_3_U/p is absorbed into DSP cnn_mul_mul_11ns_cpw_U37/cnn_mul_mul_11ns_cpw_DSP48_3_U/p.
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[6].dividend_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_7ns_5ns_cqw_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_7ns_5ns_cqw.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[7].dividend_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_5ns_crw_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_urem_8ns_5ns_crw.v:121]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_14_fu_1006_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1001_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1075_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1422_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_1566_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:952]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_mid2_v_reg_1913_pp3_iter10_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1682]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_mid2_v_reg_1913_pp3_iter11_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1683]
WARNING: [Synth 8-6014] Unused sequential element newIndex1_reg_1929_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/FC_128_10_s.v:1767]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mac_muladd_4ncsw.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mac_muladd_4ncsw.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mac_muladd_4ncsw.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/cnn_mac_muladd_4ncsw.v:26]
DSP Report: Generating DSP cnn_mac_muladd_4ncsw_U51/cnn_mac_muladd_4ncsw_DSP48_4_U/p, operation Mode is: C'+A''*(B:0xd).
DSP Report: register A is absorbed into DSP cnn_mac_muladd_4ncsw_U51/cnn_mac_muladd_4ncsw_DSP48_4_U/p.
DSP Report: register A is absorbed into DSP cnn_mac_muladd_4ncsw_U51/cnn_mac_muladd_4ncsw_DSP48_4_U/p.
DSP Report: register newIndex1_reg_1929_reg is absorbed into DSP cnn_mac_muladd_4ncsw_U51/cnn_mac_muladd_4ncsw_DSP48_4_U/p.
DSP Report: operator cnn_mac_muladd_4ncsw_U51/cnn_mac_muladd_4ncsw_DSP48_4_U/p is absorbed into DSP cnn_mac_muladd_4ncsw_U51/cnn_mac_muladd_4ncsw_DSP48_4_U/p.
DSP Report: operator cnn_mac_muladd_4ncsw_U51/cnn_mac_muladd_4ncsw_DSP48_4_U/m is absorbed into DSP cnn_mac_muladd_4ncsw_U51/cnn_mac_muladd_4ncsw_DSP48_4_U/p.
DSP Report: Generating DSP cnn_mac_muladd_4ncsw_U52/cnn_mac_muladd_4ncsw_DSP48_4_U/p, operation Mode is: C'+A''*(B:0xb).
DSP Report: register A is absorbed into DSP cnn_mac_muladd_4ncsw_U52/cnn_mac_muladd_4ncsw_DSP48_4_U/p.
DSP Report: register A is absorbed into DSP cnn_mac_muladd_4ncsw_U52/cnn_mac_muladd_4ncsw_DSP48_4_U/p.
DSP Report: register newIndex1_reg_1929_reg is absorbed into DSP cnn_mac_muladd_4ncsw_U52/cnn_mac_muladd_4ncsw_DSP48_4_U/p.
DSP Report: operator cnn_mac_muladd_4ncsw_U52/cnn_mac_muladd_4ncsw_DSP48_4_U/p is absorbed into DSP cnn_mac_muladd_4ncsw_U52/cnn_mac_muladd_4ncsw_DSP48_4_U/p.
DSP Report: operator cnn_mac_muladd_4ncsw_U52/cnn_mac_muladd_4ncsw_DSP48_4_U/m is absorbed into DSP cnn_mac_muladd_4ncsw_U52/cnn_mac_muladd_4ncsw_DSP48_4_U/p.
DSP Report: Generating DSP cnn_mul_mul_11ns_cpw_U50/cnn_mul_mul_11ns_cpw_DSP48_3_U/p, operation Mode is: (A:0xccd)*B.
DSP Report: operator cnn_mul_mul_11ns_cpw_U50/cnn_mul_mul_11ns_cpw_DSP48_3_U/p is absorbed into DSP cnn_mul_mul_11ns_cpw_U50/cnn_mul_mul_11ns_cpw_DSP48_3_U/p.
DSP Report: Generating DSP r_V_4_reg_1571_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_21_reg_1542_reg is absorbed into DSP r_V_4_reg_1571_reg.
DSP Report: register r_V_reg_1566_reg is absorbed into DSP r_V_4_reg_1571_reg.
DSP Report: register r_V_4_reg_1571_reg is absorbed into DSP r_V_4_reg_1571_reg.
DSP Report: operator cnn_mul_mul_16s_8cud_U49/cnn_mul_mul_16s_8cud_DSP48_0_U/p is absorbed into DSP r_V_4_reg_1571_reg.
INFO: [Synth 8-4471] merging register 'reg_121_reg[7:0]' into 'reg_121_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_MASTER.v:478]
INFO: [Synth 8-4471] merging register 'tmp_V_109_reg_282_reg[7:0]' into 'tmp_V_109_reg_282_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_MASTER.v:258]
WARNING: [Synth 8-6014] Unused sequential element reg_121_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_MASTER.v:478]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_109_reg_282_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_MASTER.v:258]
INFO: [Synth 8-5546] ROM "tmp_s_fu_126_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_294_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_MASTER.v:257]
WARNING: [Synth 8-6014] Unused sequential element r_V_26_reg_289_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/0427/hdl/verilog/AXI_DMA_MASTER.v:245]
DSP Report: Generating DSP r_V_27_reg_299_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_105_reg_269_reg is absorbed into DSP r_V_27_reg_299_reg.
DSP Report: register r_V_26_reg_289_reg is absorbed into DSP r_V_27_reg_299_reg.
DSP Report: register r_V_27_reg_299_reg is absorbed into DSP r_V_27_reg_299_reg.
DSP Report: operator cnn_mul_mul_16s_8cud_U64/cnn_mul_mul_16s_8cud_DSP48_0_U/p is absorbed into DSP r_V_27_reg_299_reg.
DSP Report: Generating DSP r_V_24_reg_329_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_109_reg_282_reg is absorbed into DSP r_V_24_reg_329_reg.
DSP Report: register r_V_reg_294_reg is absorbed into DSP r_V_24_reg_329_reg.
DSP Report: register r_V_24_reg_329_reg is absorbed into DSP r_V_24_reg_329_reg.
DSP Report: operator cnn_mul_mul_16s_8cud_U65/cnn_mul_mul_16s_8cud_DSP48_0_U/p is absorbed into DSP r_V_24_reg_329_reg.
WARNING: [Synth 8-3331] design cnn_urem_8ns_5ns_crw has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_7ns_5ns_cqw has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_11ns_6nscnw has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[31]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[30]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[29]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[28]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[27]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[26]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[25]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[24]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[23]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[22]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[21]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[20]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[19]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[18]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[17]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[16]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[15]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[14]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[13]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[12]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[11]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[10]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[9]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[8]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[7]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[6]
WARNING: [Synth 8-3331] design AXI_DMA_SLAVE has unconnected port stream_in_TLAST
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[0]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[1]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[2]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[3]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][10]' (FDRE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][3]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\arrayNo3_reg_6061_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/divisor0_reg[0]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][3]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/divisor0_reg[0]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/divisor0_reg[1]' (FDE) to 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/divisor0_reg[2]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_128_10_U0/\cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/divisor0_reg[4]' (FDE) to 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][0]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][3]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/divisor0_reg[1]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/divisor0_reg[2]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_128_10_U0/\cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/\cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/divisor0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/\cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter1_reg_reg[5]' (FDE) to 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter1_reg_reg[6]' (FDE) to 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter1_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/\arrayNo1_reg_1920_pp3_iter1_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].divisor_tmp_reg[5][0]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].divisor_tmp_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][1]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][2]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][3]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/\cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[1].divisor_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter2_reg_reg[5]' (FDE) to 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter2_reg_reg[6]' (FDE) to 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[5].divisor_tmp_reg[6][0]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[5].divisor_tmp_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].divisor_tmp_reg[5][1]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].divisor_tmp_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].divisor_tmp_reg[5][2]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].divisor_tmp_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].divisor_tmp_reg[5][3]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].divisor_tmp_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[1].divisor_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[1].divisor_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter3_reg_reg[5]' (FDE) to 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter3_reg_reg[6]' (FDE) to 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[6].divisor_tmp_reg[7][0]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[6].divisor_tmp_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[5].divisor_tmp_reg[6][1]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[5].divisor_tmp_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[5].divisor_tmp_reg[6][2]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[5].divisor_tmp_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[5].divisor_tmp_reg[6][3]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[5].divisor_tmp_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[1].divisor_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[3].divisor_tmp_reg[4][0]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[3].divisor_tmp_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[2].divisor_tmp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'inst/FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter4_reg_reg[5]' (FDE) to 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter4_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter4_reg_reg[6]' (FDE) to 'inst/FC_128_10_U0/arrayNo1_reg_1920_pp3_iter4_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[7].divisor_tmp_reg[8][0]' (FDE) to 'inst/FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[7].divisor_tmp_reg[8][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\tmp_89_reg_1615_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\tmp_99_cast_reg_1661_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\tmp_99_cast_reg_1661_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/\tmp_119_reg_1243_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\tmp_68_reg_5325_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\tmp_19_1_mid2_reg_2418_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\tmp_19_12_mid2_reg_2490_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\tmp_19_2_mid2_reg_2424_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\tmp_21_reg_2512_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_DMA_SLAVE_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_DMA_MASTER_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\arrayNo3_reg_6061_pp3_iter3_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_128_10_U0/\cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_128_10_U0/\cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/\cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/\arrayNo1_reg_1920_pp3_iter2_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/\cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[0].remd_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\arrayNo3_reg_6061_pp3_iter3_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_128_10_U0/\cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_128_10_U0/\cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/\cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[0].remd_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/\cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[1].remd_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/\arrayNo1_reg_1920_pp3_iter2_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].remd_tmp_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].remd_tmp_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].remd_tmp_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\arrayNo3_reg_6061_pp3_iter3_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_128_10_U0/\cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/\cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[1].remd_tmp_reg[2][5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (tmp_136_reg_1372_reg[8]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (tmp_99_cast_reg_1661_reg[10]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (tmp_99_cast_reg_1661_reg[3]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (P[0]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_1_mid2_reg_2418_reg[1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_12_mid2_reg_2490_reg[1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[5]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[4]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[3]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[2]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[1]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/divisor0_reg[0]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][5]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][4]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][3]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][2]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][1]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/divisor_tmp_reg[0][0]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][9]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][7]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][6]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][4]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][3]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][2]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][1]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/remd_tmp_reg[0][0]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][5]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][4]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][3]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][2]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][1]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].divisor_tmp_reg[1][0]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][9]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][8]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][7]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][6]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][5]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][4]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][3]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][2]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[0].remd_tmp_reg[1][1]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][5]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][4]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][3]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][2]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][1]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].divisor_tmp_reg[2][0]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][9]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][8]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][7]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][6]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][5]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][4]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][3]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[1].remd_tmp_reg[2][2]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][5]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][4]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][3]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][2]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][1]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].divisor_tmp_reg[3][0]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].remd_tmp_reg[3][9]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].remd_tmp_reg[3][8]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].remd_tmp_reg[3][7]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].remd_tmp_reg[3][6]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].remd_tmp_reg[3][5]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].remd_tmp_reg[3][4]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[2].remd_tmp_reg[3][3]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][5]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][4]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][3]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][2]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][1]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].divisor_tmp_reg[4][0]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].remd_tmp_reg[4][9]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].remd_tmp_reg[4][8]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].remd_tmp_reg[4][7]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].remd_tmp_reg[4][6]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].remd_tmp_reg[4][5]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].remd_tmp_reg[4][4]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module FC_1152_128_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module FC_1152_128_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:24 . Memory (MB): peak = 988.492 ; gain = 635.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_1_28_16_3_s_dEe_ram: | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sfYi_ram: | ram_reg    | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_9_ram:  | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d10000_A:         | mem_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w8_d10000_A:         | mem_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w8_d2000_A:          | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name             | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives                     | 
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|inst/Conv_1_28_16_3_U0  | A_V_U/Conv_1_28_16_3_s_eOg_ram_U/ram_reg      | User Attribute | 1 K x 8              | RAM64X1D x 26  RAM64M x 26     | 
|inst/Conv_16_26_32_3_U0 | A_V_3_U/Conv_16_26_32_3_sg8j_ram_U/ram_reg    | User Attribute | 16 K x 8             | RAM64X1D x 338  RAM64M x 338   | 
|inst/Pool_32_24_4_U0    | A_V_2_U/Pool_32_24_4_s_A_ibs_ram_U/ram_reg    | User Attribute | 32 K x 8             | RAM64X1D x 576  RAM64M x 576   | 
|inst/FC_1152_128_U0     | A_V_2_0_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_1_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_2_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_3_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_4_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_5_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_6_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_7_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_8_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_9_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_10_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_11_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_12_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_13_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_14_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_15_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_16_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_17_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_18_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_19_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_20_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_21_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_22_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_23_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_24_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_25_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_26_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_27_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_28_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_29_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_30_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_31_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_32_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_33_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_34_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_35_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_36_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_37_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_38_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_39_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_40_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_41_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_42_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_43_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_44_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_45_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_46_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_47_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_48_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_49_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_50_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_51_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_52_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_53_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_54_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_55_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_56_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_57_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_58_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_59_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_60_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_61_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_62_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_63_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_9_U/FC_128_10_s_A_V_3_9_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_8_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_7_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_6_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_5_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_4_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_3_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_2_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_1_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_0_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AXI_DMA_SLAVE                | (A2*B2)'           | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_SLAVE                | (A2*B2)'           | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_1_28_16_3_s             | (A2*B2)'           | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_16_26_32_3_s            | (A2*B2)'           | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_16_26_32_3_s            | C+(D'+A2)*(B:0x1a) | 11     | 6      | 6      | 6      | 14     | 1    | 0    | 0    | 1    | 0     | 0    | 0    | 
|Conv_16_26_32_3_s            | C'+(D'+A)*(B:0x1a) | 11     | 6      | 6      | 6      | 14     | 0    | 0    | 1    | 1    | 0     | 0    | 0    | 
|Pool_32_24_4_s               | (A2*B2)'           | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_1152_128_s                | (A2*B2)'           | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_1152_128_s                | ((A:0xe39)*B2)'    | 11     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|FC_1152_128_s                | ((A:0xe39)*B2)'    | 11     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|FC_128_10_s                  | C'+A''*(B:0xd)     | 5      | 5      | 5      | -      | 8      | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|FC_128_10_s                  | C'+A''*(B:0xb)     | 5      | 5      | 5      | -      | 7      | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|cnn_mul_mul_11ns_cpw_DSP48_3 | (A:0xccd)*B        | 11     | 12     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FC_128_10_s                  | (A2*B2)'           | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER               | (A2*B2)'           | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER               | (A2*B2)'           | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_1_28_16_3_U0/i_14_0/B_V_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/i_14_0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/i_14_0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_0/B_V_2_0_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_1/B_V_2_1_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_2/B_V_2_2_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_3/B_V_2_3_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_4/B_V_2_4_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_5/B_V_2_5_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_6/B_V_2_6_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_7/B_V_2_7_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_9/B_V_2_8_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_10/B_V_2_9_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_11/B_V_2_10_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_12/B_V_2_11_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_13/B_V_2_12_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_14/B_V_2_13_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_15/B_V_2_14_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_16/B_V_2_15_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_17/B_V_2_16_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_18/B_V_2_17_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_20/B_V_2_18_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_21/B_V_2_19_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_22/B_V_2_20_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_23/B_V_2_21_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_24/B_V_2_22_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_25/B_V_2_23_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_27/B_V_2_24_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_29/B_V_2_25_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_30/B_V_2_26_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_31/B_V_2_27_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_32/B_V_2_28_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_33/B_V_2_29_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_34/B_V_2_30_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_35/B_V_2_31_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_36/B_V_2_32_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_37/B_V_2_33_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_38/B_V_2_34_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_39/B_V_2_35_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_40/B_V_2_36_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_41/B_V_2_37_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_42/B_V_2_38_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_43/B_V_2_39_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_44/B_V_2_40_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_45/B_V_2_41_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_46/B_V_2_42_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_47/B_V_2_43_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_48/B_V_2_44_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_49/B_V_2_45_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_50/B_V_2_46_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_51/B_V_2_47_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_52/B_V_2_48_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_53/B_V_2_49_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_54/B_V_2_50_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_55/B_V_2_51_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_56/B_V_2_52_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_57/B_V_2_53_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_58/B_V_2_54_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_59/B_V_2_55_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_60/B_V_2_56_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_61/B_V_2_57_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_63/B_V_2_58_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_64/B_V_2_59_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_66/B_V_2_60_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_67/B_V_2_61_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_68/B_V_2_62_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/i_14_69/B_V_2_63_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_128_10_U0/B_V_3_0_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_0_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_128_10_U0/B_V_3_1_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_1_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_128_10_U0/B_V_3_2_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_2_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_128_10_U0/B_V_3_3_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_3_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_128_10_U0/B_V_3_4_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_4_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_128_10_U0/B_V_3_5_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_5_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_128_10_U0/B_V_3_6_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_6_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_128_10_U0/B_V_3_7_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_7_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_128_10_U0/B_V_3_8_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_8_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_128_10_U0/i_14_0/B_V_3_9_U/FC_128_10_s_B_V_3_9_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_14_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_14_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_14_7/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_14_7/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_5_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:41 ; elapsed = 00:02:54 . Memory (MB): peak = 1037.574 ; gain = 684.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:00 ; elapsed = 00:03:13 . Memory (MB): peak = 1118.395 ; gain = 764.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_1_28_16_3_s_dEe_ram: | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sfYi_ram: | ram_reg    | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_Vbll_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_9_ram:  | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d10000_A:         | mem_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w8_d10000_A:         | mem_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w8_d2000_A:          | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name             | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives                     | 
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|inst/Conv_16_26_32_3_U0 | A_V_3_U/Conv_16_26_32_3_sg8j_ram_U/ram_reg    | User Attribute | 16 K x 8             | RAM64X1D x 338  RAM64M x 338   | 
|inst/Pool_32_24_4_U0    | A_V_2_U/Pool_32_24_4_s_A_ibs_ram_U/ram_reg    | User Attribute | 32 K x 8             | RAM64X1D x 576  RAM64M x 576   | 
|inst/FC_1152_128_U0     | A_V_2_0_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_1_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_2_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_3_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_4_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_5_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_6_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_7_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_8_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_9_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_10_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_11_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_12_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_13_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_14_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_15_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_16_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_17_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_18_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_19_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_20_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_21_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_22_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_23_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_24_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_25_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_26_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_27_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_28_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_29_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_30_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_31_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_32_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_33_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_34_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_35_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_36_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_37_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_38_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_39_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_40_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_41_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_42_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_43_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_44_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_45_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_46_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_47_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_48_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_49_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_50_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_51_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_52_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_53_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_54_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_55_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_56_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_57_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_58_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_59_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_60_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_61_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_62_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_63_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_9_U/FC_128_10_s_A_V_3_9_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_8_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_7_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_6_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_5_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_4_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_3_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_2_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_1_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_0_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_1_28_16_3_U0/B_V_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/B_V_2_0_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/B_V_2_1_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/B_V_2_2_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/B_V_2_3_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/B_V_2_4_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/B_V_2_5_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/B_V_2_6_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_1152_128_U0/B_V_2_7_U/FC_1152_128_s_B_Vbll_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:43 ; elapsed = 00:03:57 . Memory (MB): peak = 1320.223 ; gain = 966.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_14_6641 is driving 53 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_6642 is driving 53 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_0_ce1  is driving 49 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_6643 is driving 49 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/ap_enable_reg_pp2_iter15  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_6640 is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:48 ; elapsed = 00:04:02 . Memory (MB): peak = 1320.223 ; gain = 966.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:48 ; elapsed = 00:04:02 . Memory (MB): peak = 1320.223 ; gain = 966.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:54 ; elapsed = 00:04:07 . Memory (MB): peak = 1320.223 ; gain = 966.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:54 ; elapsed = 00:04:08 . Memory (MB): peak = 1320.223 ; gain = 966.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:54 ; elapsed = 00:04:08 . Memory (MB): peak = 1320.223 ; gain = 966.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:54 ; elapsed = 00:04:08 . Memory (MB): peak = 1320.223 ; gain = 966.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].dividend_tmp_reg[4][10]  | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].dividend_tmp_reg[5][10]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[5].dividend_tmp_reg[6][10]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[6].dividend_tmp_reg[7][10]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[7].dividend_tmp_reg[8][10]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[8].dividend_tmp_reg[9][10]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U31/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[9].dividend_tmp_reg[10][10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[3].dividend_tmp_reg[4][10]  | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[4].dividend_tmp_reg[5][10]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[5].dividend_tmp_reg[6][10]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[6].dividend_tmp_reg[7][10]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[7].dividend_tmp_reg[8][10]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[8].dividend_tmp_reg[9][10]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nscnw_U34/cnn_urem_11ns_6nscnw_div_U/cnn_urem_11ns_6nscnw_div_u_0/loop[9].dividend_tmp_reg[10][10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond_flatten_reg_6029_pp3_iter13_reg_reg[0]                                                                   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond_flatten8_reg_5330_pp2_iter15_reg_reg[0]                                                                  | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/tmp_77_reg_5362_pp2_iter15_reg_reg[5]                                                                             | 12     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|cnn         | FC_1152_128_U0/tmp_32_mid2_v_reg_6044_pp3_iter13_reg_reg[7]                                                                      | 12     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | FC_1152_128_U0/arrayNo3_reg_6061_pp3_iter14_reg_reg[6]                                                                           | 12     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[2].dividend_tmp_reg[3][6]     | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[3].dividend_tmp_reg[4][6]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[4].dividend_tmp_reg[5][6]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_cqw_U47/cnn_urem_7ns_5ns_cqw_div_U/cnn_urem_7ns_5ns_cqw_div_u_0/loop[5].dividend_tmp_reg[6][6]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[2].dividend_tmp_reg[3][7]     | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[3].dividend_tmp_reg[4][7]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[4].dividend_tmp_reg[5][7]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[5].dividend_tmp_reg[6][7]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_crw_U48/cnn_urem_8ns_5ns_crw_div_U/cnn_urem_8ns_5ns_crw_div_u_0/loop[6].dividend_tmp_reg[7][7]     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/tmp_15_mid2_v_reg_1913_pp3_iter9_reg_reg[3]                                                                         | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/exitcond_flatten_reg_1899_pp3_iter10_reg_reg[0]                                                                     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond_flatten8_reg_1641_pp2_iter10_reg_reg[0]                                                                    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/tmp_65_reg_1671_pp2_iter11_reg_reg[3]                                                                               | 10     | 4     | NO           | NO                 | NO                | 4      | 0       | 
|cnn         | FC_128_10_U0/arrayNo1_reg_1920_pp3_iter11_reg_reg[4]                                                                             | 10     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_1152_128_U0/ap_enable_reg_pp2_iter15_reg                                                                                      | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ap_enable_reg_pp2_iter12_reg                                                                                        | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/ap_enable_reg_pp3_iter14_reg                                                                                      | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ap_enable_reg_pp3_iter11_reg                                                                                        | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   805|
|2     |DSP48E1_1  |     1|
|3     |DSP48E1_2  |     1|
|4     |DSP48E1_3  |     2|
|5     |DSP48E1_4  |     2|
|6     |DSP48E1_5  |     1|
|7     |DSP48E1_6  |     9|
|8     |LUT1       |   333|
|9     |LUT2       |  1277|
|10    |LUT3       |  1029|
|11    |LUT4       |  1863|
|12    |LUT5       |   926|
|13    |LUT6       |  3978|
|14    |MUXF7      |   610|
|15    |MUXF8      |   280|
|16    |RAM32M     |   148|
|17    |RAM64M     |   940|
|18    |RAM64X1D   |   940|
|19    |RAMB18E1   |    11|
|20    |RAMB18E1_1 |     3|
|21    |RAMB18E1_2 |     1|
|22    |RAMB36E1   |     2|
|23    |RAMB36E1_1 |    64|
|24    |RAMB36E1_2 |     8|
|25    |SRL16E     |    79|
|26    |FDRE       |  3952|
|27    |FDSE       |    26|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+-----------------------------------+------+
|      |Instance                                 |Module                             |Cells |
+------+-----------------------------------------+-----------------------------------+------+
|1     |top                                      |                                   | 17291|
|2     |  inst                                   |cnn                                | 17291|
|3     |    AXI_DMA_MASTER_U0                    |AXI_DMA_MASTER                     |  1267|
|4     |      cnn_mul_24s_8s_32bkb_U62           |cnn_mul_24s_8s_32bkb_292           |   267|
|5     |        cnn_mul_24s_8s_32bkb_Mul_LUT_0_U |cnn_mul_24s_8s_32bkb_Mul_LUT_0_295 |   267|
|6     |      cnn_mul_24s_8s_32bkb_U63           |cnn_mul_24s_8s_32bkb_293           |   267|
|7     |        cnn_mul_24s_8s_32bkb_Mul_LUT_0_U |cnn_mul_24s_8s_32bkb_Mul_LUT_0_294 |   267|
|8     |    AXI_DMA_SLAVE_U0                     |AXI_DMA_SLAVE                      |  1083|
|9     |      cnn_mul_24s_8s_32bkb_U1            |cnn_mul_24s_8s_32bkb_288           |   267|
|10    |        cnn_mul_24s_8s_32bkb_Mul_LUT_0_U |cnn_mul_24s_8s_32bkb_Mul_LUT_0_291 |   267|
|11    |      cnn_mul_24s_8s_32bkb_U2            |cnn_mul_24s_8s_32bkb_289           |   267|
|12    |        cnn_mul_24s_8s_32bkb_Mul_LUT_0_U |cnn_mul_24s_8s_32bkb_Mul_LUT_0_290 |   267|
|13    |    Conv_16_26_32_3_U0                   |Conv_16_26_32_3_s                  |  2968|
|14    |      A_V_3_U                            |Conv_16_26_32_3_sg8j               |  1305|
|15    |        Conv_16_26_32_3_sg8j_ram_U       |Conv_16_26_32_3_sg8j_ram           |  1305|
|16    |      B_V_1_U                            |Conv_16_26_32_3_sfYi               |    32|
|17    |        Conv_16_26_32_3_sfYi_ram_U       |Conv_16_26_32_3_sfYi_ram           |    32|
|18    |      cnn_ama_addmuladdhbi_U18           |cnn_ama_addmuladdhbi               |   269|
|19    |        cnn_ama_addmuladdhbi_DSP48_1_U   |cnn_ama_addmuladdhbi_DSP48_1_287   |   269|
|20    |      cnn_ama_addmuladdhbi_U19           |cnn_ama_addmuladdhbi_284           |    64|
|21    |        cnn_ama_addmuladdhbi_DSP48_1_U   |cnn_ama_addmuladdhbi_DSP48_1       |    64|
|22    |      cnn_mul_24s_8s_32bkb_U16           |cnn_mul_24s_8s_32bkb_285           |   267|
|23    |        cnn_mul_24s_8s_32bkb_Mul_LUT_0_U |cnn_mul_24s_8s_32bkb_Mul_LUT_0_286 |   267|
|24    |    Conv_1_28_16_3_U0                    |Conv_1_28_16_3_s                   |  1284|
|25    |      A_V_U                              |Conv_1_28_16_3_s_eOg               |   165|
|26    |        Conv_1_28_16_3_s_eOg_ram_U       |Conv_1_28_16_3_s_eOg_ram           |   165|
|27    |      B_V_U                              |Conv_1_28_16_3_s_dEe               |    60|
|28    |        Conv_1_28_16_3_s_dEe_ram_U       |Conv_1_28_16_3_s_dEe_ram           |    60|
|29    |      cnn_mul_24s_8s_32bkb_U10           |cnn_mul_24s_8s_32bkb_282           |   267|
|30    |        cnn_mul_24s_8s_32bkb_Mul_LUT_0_U |cnn_mul_24s_8s_32bkb_Mul_LUT_0_283 |   267|
|31    |    FC_1152_128_U0                       |FC_1152_128_s                      |  3165|
|32    |      A_V_2_0_U                          |FC_1152_128_s_A_VjbC               |    11|
|33    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_281       |    11|
|34    |      A_V_2_10_U                         |FC_1152_128_s_A_VjbC_23            |    11|
|35    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_280       |    11|
|36    |      A_V_2_11_U                         |FC_1152_128_s_A_VjbC_24            |    27|
|37    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_279       |    27|
|38    |      A_V_2_12_U                         |FC_1152_128_s_A_VjbC_25            |    11|
|39    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_278       |    11|
|40    |      A_V_2_13_U                         |FC_1152_128_s_A_VjbC_26            |    11|
|41    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_277       |    11|
|42    |      A_V_2_14_U                         |FC_1152_128_s_A_VjbC_27            |    11|
|43    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_276       |    11|
|44    |      A_V_2_15_U                         |FC_1152_128_s_A_VjbC_28            |    19|
|45    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_275       |    19|
|46    |      A_V_2_16_U                         |FC_1152_128_s_A_VjbC_29            |    11|
|47    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_274       |    11|
|48    |      A_V_2_17_U                         |FC_1152_128_s_A_VjbC_30            |    12|
|49    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_273       |    12|
|50    |      A_V_2_18_U                         |FC_1152_128_s_A_VjbC_31            |    11|
|51    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_272       |    11|
|52    |      A_V_2_19_U                         |FC_1152_128_s_A_VjbC_32            |    36|
|53    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_271       |    36|
|54    |      A_V_2_1_U                          |FC_1152_128_s_A_VjbC_33            |    12|
|55    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_270       |    12|
|56    |      A_V_2_20_U                         |FC_1152_128_s_A_VjbC_34            |    11|
|57    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_269       |    11|
|58    |      A_V_2_21_U                         |FC_1152_128_s_A_VjbC_35            |    13|
|59    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_268       |    13|
|60    |      A_V_2_22_U                         |FC_1152_128_s_A_VjbC_36            |    11|
|61    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_267       |    11|
|62    |      A_V_2_23_U                         |FC_1152_128_s_A_VjbC_37            |    19|
|63    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_266       |    19|
|64    |      A_V_2_24_U                         |FC_1152_128_s_A_VjbC_38            |    11|
|65    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_265       |    11|
|66    |      A_V_2_25_U                         |FC_1152_128_s_A_VjbC_39            |    12|
|67    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_264       |    12|
|68    |      A_V_2_26_U                         |FC_1152_128_s_A_VjbC_40            |    11|
|69    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_263       |    11|
|70    |      A_V_2_27_U                         |FC_1152_128_s_A_VjbC_41            |    27|
|71    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_262       |    27|
|72    |      A_V_2_28_U                         |FC_1152_128_s_A_VjbC_42            |    11|
|73    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_261       |    11|
|74    |      A_V_2_29_U                         |FC_1152_128_s_A_VjbC_43            |    12|
|75    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_260       |    12|
|76    |      A_V_2_2_U                          |FC_1152_128_s_A_VjbC_44            |    11|
|77    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_259       |    11|
|78    |      A_V_2_30_U                         |FC_1152_128_s_A_VjbC_45            |    11|
|79    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_258       |    11|
|80    |      A_V_2_31_U                         |FC_1152_128_s_A_VjbC_46            |    19|
|81    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_257       |    19|
|82    |      A_V_2_32_U                         |FC_1152_128_s_A_VjbC_47            |    11|
|83    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_256       |    11|
|84    |      A_V_2_33_U                         |FC_1152_128_s_A_VjbC_48            |    12|
|85    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_255       |    12|
|86    |      A_V_2_34_U                         |FC_1152_128_s_A_VjbC_49            |    11|
|87    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_254       |    11|
|88    |      A_V_2_35_U                         |FC_1152_128_s_A_VjbC_50            |    36|
|89    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_253       |    36|
|90    |      A_V_2_36_U                         |FC_1152_128_s_A_VjbC_51            |    11|
|91    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_252       |    11|
|92    |      A_V_2_37_U                         |FC_1152_128_s_A_VjbC_52            |    11|
|93    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_251       |    11|
|94    |      A_V_2_38_U                         |FC_1152_128_s_A_VjbC_53            |    11|
|95    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_250       |    11|
|96    |      A_V_2_39_U                         |FC_1152_128_s_A_VjbC_54            |    20|
|97    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_249       |    20|
|98    |      A_V_2_3_U                          |FC_1152_128_s_A_VjbC_55            |    35|
|99    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_248       |    35|
|100   |      A_V_2_40_U                         |FC_1152_128_s_A_VjbC_56            |    11|
|101   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_247       |    11|
|102   |      A_V_2_41_U                         |FC_1152_128_s_A_VjbC_57            |    12|
|103   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_246       |    12|
|104   |      A_V_2_42_U                         |FC_1152_128_s_A_VjbC_58            |    11|
|105   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_245       |    11|
|106   |      A_V_2_43_U                         |FC_1152_128_s_A_VjbC_59            |    28|
|107   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_244       |    28|
|108   |      A_V_2_44_U                         |FC_1152_128_s_A_VjbC_60            |    11|
|109   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_243       |    11|
|110   |      A_V_2_45_U                         |FC_1152_128_s_A_VjbC_61            |    11|
|111   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_242       |    11|
|112   |      A_V_2_46_U                         |FC_1152_128_s_A_VjbC_62            |    11|
|113   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_241       |    11|
|114   |      A_V_2_47_U                         |FC_1152_128_s_A_VjbC_63            |    20|
|115   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_240       |    20|
|116   |      A_V_2_48_U                         |FC_1152_128_s_A_VjbC_64            |    11|
|117   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_239       |    11|
|118   |      A_V_2_49_U                         |FC_1152_128_s_A_VjbC_65            |    11|
|119   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_238       |    11|
|120   |      A_V_2_4_U                          |FC_1152_128_s_A_VjbC_66            |    11|
|121   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_237       |    11|
|122   |      A_V_2_50_U                         |FC_1152_128_s_A_VjbC_67            |    11|
|123   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_236       |    11|
|124   |      A_V_2_51_U                         |FC_1152_128_s_A_VjbC_68            |    43|
|125   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_235       |    43|
|126   |      A_V_2_52_U                         |FC_1152_128_s_A_VjbC_69            |    11|
|127   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_234       |    11|
|128   |      A_V_2_53_U                         |FC_1152_128_s_A_VjbC_70            |    12|
|129   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_233       |    12|
|130   |      A_V_2_54_U                         |FC_1152_128_s_A_VjbC_71            |    11|
|131   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_232       |    11|
|132   |      A_V_2_55_U                         |FC_1152_128_s_A_VjbC_72            |    19|
|133   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_231       |    19|
|134   |      A_V_2_56_U                         |FC_1152_128_s_A_VjbC_73            |    11|
|135   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_230       |    11|
|136   |      A_V_2_57_U                         |FC_1152_128_s_A_VjbC_74            |    11|
|137   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_229       |    11|
|138   |      A_V_2_58_U                         |FC_1152_128_s_A_VjbC_75            |    12|
|139   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_228       |    12|
|140   |      A_V_2_59_U                         |FC_1152_128_s_A_VjbC_76            |    27|
|141   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_227       |    27|
|142   |      A_V_2_5_U                          |FC_1152_128_s_A_VjbC_77            |    11|
|143   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_226       |    11|
|144   |      A_V_2_60_U                         |FC_1152_128_s_A_VjbC_78            |    11|
|145   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_225       |    11|
|146   |      A_V_2_61_U                         |FC_1152_128_s_A_VjbC_79            |    12|
|147   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_224       |    12|
|148   |      A_V_2_62_U                         |FC_1152_128_s_A_VjbC_80            |    13|
|149   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_223       |    13|
|150   |      A_V_2_63_U                         |FC_1152_128_s_A_VjbC_81            |    41|
|151   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_222       |    41|
|152   |      A_V_2_6_U                          |FC_1152_128_s_A_VjbC_82            |    11|
|153   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_221       |    11|
|154   |      A_V_2_7_U                          |FC_1152_128_s_A_VjbC_83            |    19|
|155   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_220       |    19|
|156   |      A_V_2_8_U                          |FC_1152_128_s_A_VjbC_84            |    11|
|157   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_219       |    11|
|158   |      A_V_2_9_U                          |FC_1152_128_s_A_VjbC_85            |    11|
|159   |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram           |    11|
|160   |      B_V_2_0_U                          |FC_1152_128_s_B_Vbll               |     3|
|161   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_218       |     3|
|162   |      B_V_2_10_U                         |FC_1152_128_s_B_Vbll_86            |     2|
|163   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_217       |     2|
|164   |      B_V_2_11_U                         |FC_1152_128_s_B_Vbll_87            |    19|
|165   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_216       |    19|
|166   |      B_V_2_12_U                         |FC_1152_128_s_B_Vbll_88            |     2|
|167   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_215       |     2|
|168   |      B_V_2_13_U                         |FC_1152_128_s_B_Vbll_89            |     4|
|169   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_214       |     4|
|170   |      B_V_2_14_U                         |FC_1152_128_s_B_Vbll_90            |     2|
|171   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_213       |     2|
|172   |      B_V_2_15_U                         |FC_1152_128_s_B_Vbll_91            |    11|
|173   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_212       |    11|
|174   |      B_V_2_16_U                         |FC_1152_128_s_B_Vbll_92            |     2|
|175   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_211       |     2|
|176   |      B_V_2_17_U                         |FC_1152_128_s_B_Vbll_93            |     4|
|177   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_210       |     4|
|178   |      B_V_2_18_U                         |FC_1152_128_s_B_Vbll_94            |     3|
|179   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_209       |     3|
|180   |      B_V_2_19_U                         |FC_1152_128_s_B_Vbll_95            |    26|
|181   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_208       |    26|
|182   |      B_V_2_1_U                          |FC_1152_128_s_B_Vbll_96            |     4|
|183   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_207       |     4|
|184   |      B_V_2_20_U                         |FC_1152_128_s_B_Vbll_97            |     3|
|185   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_206       |     3|
|186   |      B_V_2_21_U                         |FC_1152_128_s_B_Vbll_98            |     3|
|187   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_205       |     3|
|188   |      B_V_2_22_U                         |FC_1152_128_s_B_Vbll_99            |     3|
|189   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_204       |     3|
|190   |      B_V_2_23_U                         |FC_1152_128_s_B_Vbll_100           |    10|
|191   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_203       |    10|
|192   |      B_V_2_24_U                         |FC_1152_128_s_B_Vbll_101           |     3|
|193   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_202       |     3|
|194   |      B_V_2_25_U                         |FC_1152_128_s_B_Vbll_102           |     3|
|195   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_201       |     3|
|196   |      B_V_2_26_U                         |FC_1152_128_s_B_Vbll_103           |     2|
|197   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_200       |     2|
|198   |      B_V_2_27_U                         |FC_1152_128_s_B_Vbll_104           |    19|
|199   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_199       |    19|
|200   |      B_V_2_28_U                         |FC_1152_128_s_B_Vbll_105           |     3|
|201   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_198       |     3|
|202   |      B_V_2_29_U                         |FC_1152_128_s_B_Vbll_106           |     4|
|203   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_197       |     4|
|204   |      B_V_2_2_U                          |FC_1152_128_s_B_Vbll_107           |     3|
|205   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_196       |     3|
|206   |      B_V_2_30_U                         |FC_1152_128_s_B_Vbll_108           |     2|
|207   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_195       |     2|
|208   |      B_V_2_31_U                         |FC_1152_128_s_B_Vbll_109           |    11|
|209   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_194       |    11|
|210   |      B_V_2_32_U                         |FC_1152_128_s_B_Vbll_110           |     2|
|211   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_193       |     2|
|212   |      B_V_2_33_U                         |FC_1152_128_s_B_Vbll_111           |     4|
|213   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_192       |     4|
|214   |      B_V_2_34_U                         |FC_1152_128_s_B_Vbll_112           |     3|
|215   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_191       |     3|
|216   |      B_V_2_35_U                         |FC_1152_128_s_B_Vbll_113           |    26|
|217   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_190       |    26|
|218   |      B_V_2_36_U                         |FC_1152_128_s_B_Vbll_114           |     3|
|219   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_189       |     3|
|220   |      B_V_2_37_U                         |FC_1152_128_s_B_Vbll_115           |     4|
|221   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_188       |     4|
|222   |      B_V_2_38_U                         |FC_1152_128_s_B_Vbll_116           |     2|
|223   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_187       |     2|
|224   |      B_V_2_39_U                         |FC_1152_128_s_B_Vbll_117           |    11|
|225   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_186       |    11|
|226   |      B_V_2_3_U                          |FC_1152_128_s_B_Vbll_118           |    26|
|227   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_185       |    26|
|228   |      B_V_2_40_U                         |FC_1152_128_s_B_Vbll_119           |     2|
|229   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_184       |     2|
|230   |      B_V_2_41_U                         |FC_1152_128_s_B_Vbll_120           |     4|
|231   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_183       |     4|
|232   |      B_V_2_42_U                         |FC_1152_128_s_B_Vbll_121           |     2|
|233   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_182       |     2|
|234   |      B_V_2_43_U                         |FC_1152_128_s_B_Vbll_122           |    18|
|235   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_181       |    18|
|236   |      B_V_2_44_U                         |FC_1152_128_s_B_Vbll_123           |     2|
|237   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_180       |     2|
|238   |      B_V_2_45_U                         |FC_1152_128_s_B_Vbll_124           |     3|
|239   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_179       |     3|
|240   |      B_V_2_46_U                         |FC_1152_128_s_B_Vbll_125           |     3|
|241   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_178       |     3|
|242   |      B_V_2_47_U                         |FC_1152_128_s_B_Vbll_126           |    10|
|243   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_177       |    10|
|244   |      B_V_2_48_U                         |FC_1152_128_s_B_Vbll_127           |     3|
|245   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_176       |     3|
|246   |      B_V_2_49_U                         |FC_1152_128_s_B_Vbll_128           |     5|
|247   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_175       |     5|
|248   |      B_V_2_4_U                          |FC_1152_128_s_B_Vbll_129           |     2|
|249   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_174       |     2|
|250   |      B_V_2_50_U                         |FC_1152_128_s_B_Vbll_130           |     3|
|251   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_173       |     3|
|252   |      B_V_2_51_U                         |FC_1152_128_s_B_Vbll_131           |    34|
|253   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_172       |    34|
|254   |      B_V_2_52_U                         |FC_1152_128_s_B_Vbll_132           |     2|
|255   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_171       |     2|
|256   |      B_V_2_53_U                         |FC_1152_128_s_B_Vbll_133           |     3|
|257   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_170       |     3|
|258   |      B_V_2_54_U                         |FC_1152_128_s_B_Vbll_134           |     3|
|259   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_169       |     3|
|260   |      B_V_2_55_U                         |FC_1152_128_s_B_Vbll_135           |    10|
|261   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_168       |    10|
|262   |      B_V_2_56_U                         |FC_1152_128_s_B_Vbll_136           |     3|
|263   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_167       |     3|
|264   |      B_V_2_57_U                         |FC_1152_128_s_B_Vbll_137           |     3|
|265   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_166       |     3|
|266   |      B_V_2_58_U                         |FC_1152_128_s_B_Vbll_138           |     2|
|267   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_165       |     2|
|268   |      B_V_2_59_U                         |FC_1152_128_s_B_Vbll_139           |    20|
|269   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_164       |    20|
|270   |      B_V_2_5_U                          |FC_1152_128_s_B_Vbll_140           |     3|
|271   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_163       |     3|
|272   |      B_V_2_60_U                         |FC_1152_128_s_B_Vbll_141           |     2|
|273   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_162       |     2|
|274   |      B_V_2_61_U                         |FC_1152_128_s_B_Vbll_142           |     3|
|275   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_161       |     3|
|276   |      B_V_2_62_U                         |FC_1152_128_s_B_Vbll_143           |     4|
|277   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_160       |     4|
|278   |      B_V_2_63_U                         |FC_1152_128_s_B_Vbll_144           |    12|
|279   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_159       |    12|
|280   |      B_V_2_6_U                          |FC_1152_128_s_B_Vbll_145           |     3|
|281   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_158       |     3|
|282   |      B_V_2_7_U                          |FC_1152_128_s_B_Vbll_146           |    10|
|283   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_157       |    10|
|284   |      B_V_2_8_U                          |FC_1152_128_s_B_Vbll_147           |     3|
|285   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram_156       |     3|
|286   |      B_V_2_9_U                          |FC_1152_128_s_B_Vbll_148           |     3|
|287   |        FC_1152_128_s_B_Vbll_ram_U       |FC_1152_128_s_B_Vbll_ram           |     3|
|288   |      cnn_mul_24s_8s_32bkb_U30           |cnn_mul_24s_8s_32bkb_149           |   267|
|289   |        cnn_mul_24s_8s_32bkb_Mul_LUT_0_U |cnn_mul_24s_8s_32bkb_Mul_LUT_0_155 |   267|
|290   |      cnn_mul_mul_11ns_cpw_U37           |cnn_mul_mul_11ns_cpw_150           |     8|
|291   |        cnn_mul_mul_11ns_cpw_DSP48_3_U   |cnn_mul_mul_11ns_cpw_DSP48_3_154   |     8|
|292   |      cnn_mul_mul_13ns_cow_U36           |cnn_mul_mul_13ns_cow               |     3|
|293   |        cnn_mul_mul_13ns_cow_DSP48_2_U   |cnn_mul_mul_13ns_cow_DSP48_2       |     3|
|294   |      cnn_urem_11ns_6nscnw_U31           |cnn_urem_11ns_6nscnw               |   237|
|295   |        cnn_urem_11ns_6nscnw_div_U       |cnn_urem_11ns_6nscnw_div_152       |   237|
|296   |          cnn_urem_11ns_6nscnw_div_u_0   |cnn_urem_11ns_6nscnw_div_u_153     |   207|
|297   |      cnn_urem_11ns_6nscnw_U34           |cnn_urem_11ns_6nscnw_151           |   211|
|298   |        cnn_urem_11ns_6nscnw_div_U       |cnn_urem_11ns_6nscnw_div           |   211|
|299   |          cnn_urem_11ns_6nscnw_div_u_0   |cnn_urem_11ns_6nscnw_div_u         |   200|
|300   |    FC_128_10_U0                         |FC_128_10_s                        |  1626|
|301   |      A_V_3_0_U                          |FC_128_10_s_A_V_3_0                |    12|
|302   |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_22         |    12|
|303   |      A_V_3_1_U                          |FC_128_10_s_A_V_3_0_3              |    11|
|304   |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_21         |    11|
|305   |      A_V_3_2_U                          |FC_128_10_s_A_V_3_0_4              |    11|
|306   |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_20         |    11|
|307   |      A_V_3_3_U                          |FC_128_10_s_A_V_3_0_5              |    19|
|308   |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_19         |    19|
|309   |      A_V_3_4_U                          |FC_128_10_s_A_V_3_0_6              |    11|
|310   |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_18         |    11|
|311   |      A_V_3_5_U                          |FC_128_10_s_A_V_3_0_7              |    11|
|312   |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_17         |    11|
|313   |      A_V_3_6_U                          |FC_128_10_s_A_V_3_0_8              |    11|
|314   |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_16         |    11|
|315   |      A_V_3_7_U                          |FC_128_10_s_A_V_3_0_9              |    19|
|316   |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_15         |    19|
|317   |      A_V_3_8_U                          |FC_128_10_s_A_V_3_0_10             |    11|
|318   |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram            |    11|
|319   |      A_V_3_9_U                          |FC_128_10_s_A_V_3_9                |    27|
|320   |        FC_128_10_s_A_V_3_9_ram_U        |FC_128_10_s_A_V_3_9_ram            |    27|
|321   |      B_V_3_9_U                          |FC_128_10_s_B_V_3_9                |    28|
|322   |        FC_128_10_s_B_V_3_9_ram_U        |FC_128_10_s_B_V_3_9_ram            |    28|
|323   |      cnn_mac_muladd_4ncsw_U51           |cnn_mac_muladd_4ncsw               |     1|
|324   |        cnn_mac_muladd_4ncsw_DSP48_4_U   |cnn_mac_muladd_4ncsw_DSP48_4_14    |     1|
|325   |      cnn_mac_muladd_4ncsw_U52           |cnn_mac_muladd_4ncsw_11            |     3|
|326   |        cnn_mac_muladd_4ncsw_DSP48_4_U   |cnn_mac_muladd_4ncsw_DSP48_4       |     3|
|327   |      cnn_mul_24s_8s_32bkb_U46           |cnn_mul_24s_8s_32bkb_12            |   267|
|328   |        cnn_mul_24s_8s_32bkb_Mul_LUT_0_U |cnn_mul_24s_8s_32bkb_Mul_LUT_0_13  |   267|
|329   |      cnn_mul_mul_11ns_cpw_U50           |cnn_mul_mul_11ns_cpw               |    58|
|330   |        cnn_mul_mul_11ns_cpw_DSP48_3_U   |cnn_mul_mul_11ns_cpw_DSP48_3       |    58|
|331   |      cnn_urem_7ns_5ns_cqw_U47           |cnn_urem_7ns_5ns_cqw               |    83|
|332   |        cnn_urem_7ns_5ns_cqw_div_U       |cnn_urem_7ns_5ns_cqw_div           |    83|
|333   |          cnn_urem_7ns_5ns_cqw_div_u_0   |cnn_urem_7ns_5ns_cqw_div_u         |    76|
|334   |      cnn_urem_8ns_5ns_crw_U48           |cnn_urem_8ns_5ns_crw               |   105|
|335   |        cnn_urem_8ns_5ns_crw_div_U       |cnn_urem_8ns_5ns_crw_div           |   105|
|336   |          cnn_urem_8ns_5ns_crw_div_u_0   |cnn_urem_8ns_5ns_crw_div_u         |   100|
|337   |    Pool_32_24_4_U0                      |Pool_32_24_4_s                     |  4906|
|338   |      A_V_2_U                            |Pool_32_24_4_s_A_ibs               |  3414|
|339   |        Pool_32_24_4_s_A_ibs_ram_U       |Pool_32_24_4_s_A_ibs_ram           |  3414|
|340   |      cnn_mul_24s_8s_32bkb_U25           |cnn_mul_24s_8s_32bkb               |   267|
|341   |        cnn_mul_24s_8s_32bkb_Mul_LUT_0_U |cnn_mul_24s_8s_32bkb_Mul_LUT_0     |   267|
|342   |    connect_0_V_V_U                      |fifo_w8_d1000_A                    |   139|
|343   |    connect_1_V_V_U                      |fifo_w8_d10000_A                   |   137|
|344   |    connect_2_V_V_U                      |fifo_w8_d10000_A_0                 |   198|
|345   |    connect_3_V_V_U                      |fifo_w8_d2000_A                    |   207|
|346   |    connect_4_V_V_U                      |fifo_w8_d1000_A_1                  |   117|
|347   |    connect_5_V_V_U                      |fifo_w8_d1000_A_2                  |   125|
|348   |    start_for_AXI_DMAcyx_U               |start_for_AXI_DMAcyx               |    11|
|349   |    start_for_Conv_16cux_U               |start_for_Conv_16cux               |    10|
|350   |    start_for_Conv_1_ctx_U               |start_for_Conv_1_ctx               |     9|
|351   |    start_for_FC_1152cwx_U               |start_for_FC_1152cwx               |    10|
|352   |    start_for_FC_128_cxx_U               |start_for_FC_128_cxx               |    10|
|353   |    start_for_Pool_32cvx_U               |start_for_Pool_32cvx               |    10|
+------+-----------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:54 ; elapsed = 00:04:08 . Memory (MB): peak = 1320.223 ; gain = 966.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 528 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:21 ; elapsed = 00:03:45 . Memory (MB): peak = 1320.223 ; gain = 585.141
Synthesis Optimization Complete : Time (s): cpu = 00:03:55 ; elapsed = 00:04:09 . Memory (MB): peak = 1320.223 ; gain = 966.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3828 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2028 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 148 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 940 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 940 instances

INFO: [Common 17-83] Releasing license: Synthesis
709 Infos, 381 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:11 ; elapsed = 00:04:26 . Memory (MB): peak = 1320.223 ; gain = 978.285
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.223 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1320.223 ; gain = 0.000
