# UART-with-Asynchronous-FIFO-Design-SystemVerilog-
SystemVerilog implementation of a UART receiverâ€“transmitter system with an asynchronous FIFO for safe clock-domain crossing. Includes synthesizable, lint-clean RTL designed and validated using Xilinx Vivado. Focused on robust CDC-aware digital design.
