Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o S:/uni/4/Az memar/session4/az4/Tb_carry_select_adder_isim_beh.exe -prj S:/uni/4/Az memar/session4/az4/Tb_carry_select_adder_beh.prj work.Tb_carry_select_adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "S:/uni/4/Az memar/session4/az4/HA.vhd" into library work
Parsing VHDL file "S:/uni/4/Az memar/session4/az4/Mux2to1.vhd" into library work
Parsing VHDL file "S:/uni/4/Az memar/session4/az4/FA_1.vhd" into library work
Parsing VHDL file "S:/uni/4/Az memar/session4/az4/CarrySelect.vhd" into library work
Parsing VHDL file "S:/uni/4/Az memar/session4/az4/CS_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture dataflow of entity HA [ha_default]
Compiling architecture structural of entity FA [fa_default]
Compiling architecture bhv of entity mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity carry_select_adder [carry_select_adder_default]
Compiling architecture behavior of entity tb_carry_select_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable S:/uni/4/Az memar/session4/az4/Tb_carry_select_adder_isim_beh.exe
Fuse Memory Usage: 34392 KB
Fuse CPU Usage: 952 ms
