Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 22 11:12:24 2020
| Host         : LAPTOP-JARNI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.987        0.000                      0                10010        0.054        0.000                      0                10010        9.020        0.000                       0                  4572  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.987        0.000                      0                 8033        0.054        0.000                      0                 8033        9.020        0.000                       0                  2874  
clk_fpga_1         11.230        0.000                      0                  441        0.161        0.000                      0                  441        9.500        0.000                       0                  1698  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_1         11.897        0.000                      0                 1823        0.586        0.000                      0                 1823  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.974ns  (logic 0.580ns (4.844%)  route 11.394ns (95.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 23.348 - 20.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.711     3.843    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y61          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.456     4.299 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.310     4.609    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     4.733 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       11.083    15.817    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X24Y5          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.498    23.348    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y5          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                         clock pessimism              0.282    23.630    
                         clock uncertainty           -0.302    23.328    
    SLICE_X24Y5          FDRE (Setup_fdre_C_R)       -0.524    22.804    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         22.804    
                         arrival time                         -15.817    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg14_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.840ns  (logic 0.580ns (4.898%)  route 11.260ns (95.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 23.348 - 20.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.711     3.843    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y61          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.456     4.299 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.310     4.609    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     4.733 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.950    15.683    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X24Y6          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg14_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.498    23.348    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y6          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg14_reg[8]/C
                         clock pessimism              0.282    23.630    
                         clock uncertainty           -0.302    23.328    
    SLICE_X24Y6          FDRE (Setup_fdre_C_R)       -0.524    22.804    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg14_reg[8]
  -------------------------------------------------------------------
                         required time                         22.804    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.840ns  (logic 0.580ns (4.898%)  route 11.260ns (95.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 23.348 - 20.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.711     3.843    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y61          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.456     4.299 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.310     4.609    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     4.733 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.950    15.683    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X25Y6          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.498    23.348    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y6          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[8]/C
                         clock pessimism              0.282    23.630    
                         clock uncertainty           -0.302    23.328    
    SLICE_X25Y6          FDRE (Setup_fdre_C_R)       -0.429    22.899    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[8]
  -------------------------------------------------------------------
                         required time                         22.899    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg7_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.684ns  (logic 0.580ns (4.964%)  route 11.104ns (95.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 23.349 - 20.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.711     3.843    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y61          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.456     4.299 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.310     4.609    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     4.733 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.794    15.527    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X26Y11         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg7_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.499    23.349    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y11         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg7_reg[10]/C
                         clock pessimism              0.282    23.631    
                         clock uncertainty           -0.302    23.329    
    SLICE_X26Y11         FDRE (Setup_fdre_C_R)       -0.429    22.900    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg7_reg[10]
  -------------------------------------------------------------------
                         required time                         22.900    
                         arrival time                         -15.527    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg14_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.531ns  (logic 0.580ns (5.030%)  route 10.951ns (94.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns = ( 23.346 - 20.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.711     3.843    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y61          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.456     4.299 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.310     4.609    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     4.733 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.641    15.374    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X24Y9          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg14_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.496    23.346    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y9          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg14_reg[12]/C
                         clock pessimism              0.282    23.628    
                         clock uncertainty           -0.302    23.326    
    SLICE_X24Y9          FDRE (Setup_fdre_C_R)       -0.524    22.802    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg14_reg[12]
  -------------------------------------------------------------------
                         required time                         22.802    
                         arrival time                         -15.374    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg63_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.384ns  (logic 0.580ns (5.095%)  route 10.804ns (94.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 23.348 - 20.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.711     3.843    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y61          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.456     4.299 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.310     4.609    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     4.733 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.493    15.227    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X28Y12         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg63_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.498    23.348    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y12         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg63_reg[13]/C
                         clock pessimism              0.282    23.630    
                         clock uncertainty           -0.302    23.328    
    SLICE_X28Y12         FDRE (Setup_fdre_C_R)       -0.524    22.804    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg63_reg[13]
  -------------------------------------------------------------------
                         required time                         22.804    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg52_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.384ns  (logic 0.580ns (5.095%)  route 10.804ns (94.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 23.348 - 20.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.711     3.843    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y61          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.456     4.299 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.310     4.609    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     4.733 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.493    15.227    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X29Y12         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg52_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.498    23.348    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y12         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg52_reg[13]/C
                         clock pessimism              0.282    23.630    
                         clock uncertainty           -0.302    23.328    
    SLICE_X29Y12         FDRE (Setup_fdre_C_R)       -0.429    22.899    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg52_reg[13]
  -------------------------------------------------------------------
                         required time                         22.899    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  7.672    

Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg14_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.381ns  (logic 0.580ns (5.096%)  route 10.801ns (94.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 23.348 - 20.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.711     3.843    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y61          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.456     4.299 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.310     4.609    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     4.733 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.491    15.224    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X26Y12         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg14_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.498    23.348    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y12         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg14_reg[10]/C
                         clock pessimism              0.282    23.630    
                         clock uncertainty           -0.302    23.328    
    SLICE_X26Y12         FDRE (Setup_fdre_C_R)       -0.429    22.899    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg14_reg[10]
  -------------------------------------------------------------------
                         required time                         22.899    
                         arrival time                         -15.224    
  -------------------------------------------------------------------
                         slack                                  7.675    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg48_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.219ns  (logic 0.580ns (5.170%)  route 10.639ns (94.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 23.347 - 20.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.711     3.843    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y61          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.456     4.299 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.310     4.609    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     4.733 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.329    15.062    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X28Y13         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg48_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.497    23.347    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y13         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg48_reg[13]/C
                         clock pessimism              0.282    23.629    
                         clock uncertainty           -0.302    23.327    
    SLICE_X28Y13         FDRE (Setup_fdre_C_R)       -0.524    22.803    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg48_reg[13]
  -------------------------------------------------------------------
                         required time                         22.803    
                         arrival time                         -15.062    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg62_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.218ns  (logic 0.580ns (5.170%)  route 10.638ns (94.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 23.349 - 20.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.711     3.843    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y61          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.456     4.299 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.310     4.609    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     4.733 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.327    15.060    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X28Y11         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg62_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.499    23.349    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y11         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg62_reg[13]/C
                         clock pessimism              0.282    23.631    
                         clock uncertainty           -0.302    23.329    
    SLICE_X28Y11         FDRE (Setup_fdre_C_R)       -0.524    22.805    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg62_reg[13]
  -------------------------------------------------------------------
                         required time                         22.805    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                  7.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.584     1.503    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.112     1.756    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.852     1.890    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.370     1.519    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.960%)  route 0.192ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.820    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.761    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.794%)  route 0.194ns (60.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.821    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.762    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.364%)  route 0.323ns (69.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.561     1.480    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y58          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.323     1.945    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X8Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.837     1.875    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.118     1.757    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.874    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.585     1.504    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.112     1.780    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.853     1.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.370     1.520    
    SLICE_X0Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.703    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.278%)  route 0.276ns (59.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.588     1.507    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.276     1.924    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[41]
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.969 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.969    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[4]
    SLICE_X4Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.851     1.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.120     1.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.082%)  route 0.317ns (65.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.561     1.480    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y57          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.317     1.962    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X8Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.836     1.874    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.118     1.756    
    SLICE_X8Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.871    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.906%)  route 0.212ns (60.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=67, routed)          0.212     1.853    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.854     1.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
                         clock pessimism             -0.118     1.774    
    SLICE_X0Y49          FDRE (Hold_fdre_C_CE)       -0.016     1.758    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.906%)  route 0.212ns (60.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=67, routed)          0.212     1.853    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.854     1.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
                         clock pessimism             -0.118     1.774    
    SLICE_X0Y49          FDRE (Hold_fdre_C_CE)       -0.016     1.758    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.906%)  route 0.212ns (60.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=67, routed)          0.212     1.853    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.854     1.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
                         clock pessimism             -0.118     1.774    
    SLICE_X0Y49          FDRE (Hold_fdre_C_CE)       -0.016     1.758    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y44    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y32     design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y43    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y49    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y49    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y49    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X23Y29    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y49    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y44    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[21]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X0Y63     design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X0Y63     design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y37     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y37     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X0Y55     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X0Y55     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X0Y55     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X0Y55     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y37     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       11.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.230ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 1.201ns (14.127%)  route 7.301ns (85.873%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 23.253 - 20.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.664     3.676    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     4.132 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/Q
                         net (fo=131, routed)         5.702     9.834    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg_n_0_[1]
    SLICE_X34Y54         LUT6 (Prop_lut6_I2_O)        0.124     9.958 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[17]_i_21/O
                         net (fo=1, routed)           0.000     9.958    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[17]_i_21_n_0
    SLICE_X34Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    10.172 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    10.172    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[17]_i_9_n_0
    SLICE_X34Y54         MUXF8 (Prop_muxf8_I1_O)      0.088    10.260 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[17]_i_3/O
                         net (fo=1, routed)           1.599    11.859    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[17]_i_3_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.319    12.178 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[17]_i_1/O
                         net (fo=1, routed)           0.000    12.178    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS[0]_64[17]
    SLICE_X20Y46         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.502    23.253    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X20Y46         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[17]/C
                         clock pessimism              0.377    23.629    
                         clock uncertainty           -0.302    23.327    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)        0.081    23.408    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[17]
  -------------------------------------------------------------------
                         required time                         23.408    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 11.230    

Slack (MET) :             11.312ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 1.245ns (15.064%)  route 7.020ns (84.936%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 23.249 - 20.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.664     3.676    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     4.132 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/Q
                         net (fo=131, routed)         5.808     9.940    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg_n_0_[1]
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.064 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[21]_i_15/O
                         net (fo=1, routed)           0.000    10.064    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[21]_i_15_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    10.309 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[21]_i_6/O
                         net (fo=1, routed)           0.000    10.309    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[21]_i_6_n_0
    SLICE_X33Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    10.413 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[21]_i_2/O
                         net (fo=1, routed)           1.212    11.625    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[21]_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.316    11.941 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[21]_i_1/O
                         net (fo=1, routed)           0.000    11.941    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS[0]_64[21]
    SLICE_X23Y46         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.498    23.249    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X23Y46         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[21]/C
                         clock pessimism              0.276    23.525    
                         clock uncertainty           -0.302    23.222    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)        0.031    23.253    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[21]
  -------------------------------------------------------------------
                         required time                         23.253    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                 11.312    

Slack (MET) :             11.472ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 1.201ns (14.818%)  route 6.904ns (85.182%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 23.249 - 20.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.664     3.676    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     4.132 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/Q
                         net (fo=131, routed)         5.668     9.801    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg_n_0_[1]
    SLICE_X30Y41         LUT6 (Prop_lut6_I2_O)        0.124     9.925 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[19]_i_17/O
                         net (fo=1, routed)           0.000     9.925    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[19]_i_17_n_0
    SLICE_X30Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    10.139 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[19]_i_7_n_0
    SLICE_X30Y41         MUXF8 (Prop_muxf8_I1_O)      0.088    10.227 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[19]_i_2/O
                         net (fo=1, routed)           1.235    11.462    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[19]_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.319    11.781 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[19]_i_1/O
                         net (fo=1, routed)           0.000    11.781    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS[0]_64[19]
    SLICE_X23Y46         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.498    23.249    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X23Y46         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[19]/C
                         clock pessimism              0.276    23.525    
                         clock uncertainty           -0.302    23.222    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)        0.031    23.253    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[19]
  -------------------------------------------------------------------
                         required time                         23.253    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                 11.472    

Slack (MET) :             11.618ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 1.202ns (15.106%)  route 6.755ns (84.894%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 23.249 - 20.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.664     3.676    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     4.132 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/Q
                         net (fo=131, routed)         5.677     9.810    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg_n_0_[1]
    SLICE_X25Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.934 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[18]_i_16/O
                         net (fo=1, routed)           0.000     9.934    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[18]_i_16_n_0
    SLICE_X25Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.146 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[18]_i_7/O
                         net (fo=1, routed)           0.000    10.146    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[18]_i_7_n_0
    SLICE_X25Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    10.240 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[18]_i_2/O
                         net (fo=1, routed)           1.078    11.317    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[18]_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.316    11.633 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[18]_i_1/O
                         net (fo=1, routed)           0.000    11.633    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS[0]_64[18]
    SLICE_X23Y46         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.498    23.249    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X23Y46         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[18]/C
                         clock pessimism              0.276    23.525    
                         clock uncertainty           -0.302    23.222    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)        0.029    23.251    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[18]
  -------------------------------------------------------------------
                         required time                         23.251    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                 11.618    

Slack (MET) :             11.825ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 1.142ns (14.473%)  route 6.748ns (85.527%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 23.254 - 20.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.664     3.676    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     4.132 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[2]/Q
                         net (fo=195, routed)         5.781     9.913    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg_n_0_[2]
    SLICE_X22Y54         MUXF7 (Prop_muxf7_S_O)       0.276    10.189 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.189    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[20]_i_9_n_0
    SLICE_X22Y54         MUXF8 (Prop_muxf8_I1_O)      0.094    10.283 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[20]_i_3/O
                         net (fo=1, routed)           0.968    11.251    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[20]_i_3_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I1_O)        0.316    11.567 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[20]_i_1/O
                         net (fo=1, routed)           0.000    11.567    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS[0]_64[20]
    SLICE_X19Y46         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.503    23.254    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y46         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[20]/C
                         clock pessimism              0.411    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)        0.029    23.391    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[20]
  -------------------------------------------------------------------
                         required time                         23.391    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                 11.825    

Slack (MET) :             11.832ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 1.172ns (14.943%)  route 6.671ns (85.057%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 23.248 - 20.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.664     3.676    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     4.132 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[2]/Q
                         net (fo=195, routed)         5.238     9.371    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg_n_0_[2]
    SLICE_X13Y4          MUXF7 (Prop_muxf7_S_O)       0.296     9.667 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[10]_i_10/O
                         net (fo=1, routed)           0.000     9.667    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[10]_i_10_n_0
    SLICE_X13Y4          MUXF8 (Prop_muxf8_I0_O)      0.104     9.771 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[10]_i_4/O
                         net (fo=1, routed)           1.433    11.204    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[10]_i_4_n_0
    SLICE_X19Y15         LUT6 (Prop_lut6_I3_O)        0.316    11.520 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[10]_i_1/O
                         net (fo=1, routed)           0.000    11.520    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS[0]_64[10]
    SLICE_X19Y15         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.497    23.248    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y15         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[10]/C
                         clock pessimism              0.377    23.624    
                         clock uncertainty           -0.302    23.322    
    SLICE_X19Y15         FDRE (Setup_fdre_C_D)        0.029    23.351    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[10]
  -------------------------------------------------------------------
                         required time                         23.351    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 11.832    

Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.172ns (15.661%)  route 6.312ns (84.339%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 23.249 - 20.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.664     3.676    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     4.132 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[2]/Q
                         net (fo=195, routed)         4.941     9.073    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg_n_0_[2]
    SLICE_X26Y53         MUXF7 (Prop_muxf7_S_O)       0.296     9.369 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[23]_i_9/O
                         net (fo=1, routed)           0.000     9.369    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[23]_i_9_n_0
    SLICE_X26Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     9.473 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[23]_i_4/O
                         net (fo=1, routed)           1.371    10.844    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[23]_i_4_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.316    11.160 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[23]_i_2/O
                         net (fo=1, routed)           0.000    11.160    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS[0]_64[23]
    SLICE_X22Y45         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.498    23.249    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X22Y45         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[23]/C
                         clock pessimism              0.276    23.525    
                         clock uncertainty           -0.302    23.222    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.029    23.251    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[23]
  -------------------------------------------------------------------
                         required time                         23.251    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 12.092    

Slack (MET) :             12.139ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.591ns  (logic 1.245ns (16.400%)  route 6.346ns (83.600%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 23.253 - 20.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.664     3.676    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     4.132 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[1]/Q
                         net (fo=131, routed)         5.143     9.275    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg_n_0_[1]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.399 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[22]_i_19/O
                         net (fo=1, routed)           0.000     9.399    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[22]_i_19_n_0
    SLICE_X35Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     9.644 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[22]_i_8/O
                         net (fo=1, routed)           0.000     9.644    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[22]_i_8_n_0
    SLICE_X35Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     9.748 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[22]_i_3/O
                         net (fo=1, routed)           1.203    10.951    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[22]_i_3_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.316    11.267 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[22]_i_1/O
                         net (fo=1, routed)           0.000    11.267    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS[0]_64[22]
    SLICE_X20Y46         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.502    23.253    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X20Y46         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[22]/C
                         clock pessimism              0.377    23.629    
                         clock uncertainty           -0.302    23.327    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)        0.079    23.406    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[22]
  -------------------------------------------------------------------
                         required time                         23.406    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                 12.139    

Slack (MET) :             12.196ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 1.774ns (24.411%)  route 5.493ns (75.589%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 23.244 - 20.000 ) 
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.672     3.684    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X16Y35         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.518     4.202 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr_reg[3]/Q
                         net (fo=4, routed)           0.817     5.019    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr_reg_n_0_[3]
    SLICE_X16Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.143 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state[1]_i_38/O
                         net (fo=1, routed)           0.000     5.143    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state[1]_i_38_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.676 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.676    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_23_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.793 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.793    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_14_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.910 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.910    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.027 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_2/CO[3]
                         net (fo=5, routed)           1.725     7.752    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.876 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index[31]_i_4/O
                         net (fo=2, routed)           0.966     8.842    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index[31]_i_4_n_0
    SLICE_X16Y35         LUT4 (Prop_lut4_I1_O)        0.124     8.966 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index[31]_i_2/O
                         net (fo=38, routed)          1.986    10.951    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index[31]_i_2_n_0
    SLICE_X19Y31         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.493    23.244    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y31         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[10]/C
                         clock pessimism              0.411    23.654    
                         clock uncertainty           -0.302    23.352    
    SLICE_X19Y31         FDRE (Setup_fdre_C_CE)      -0.205    23.147    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[10]
  -------------------------------------------------------------------
                         required time                         23.147    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                 12.196    

Slack (MET) :             12.196ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 1.774ns (24.411%)  route 5.493ns (75.589%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 23.244 - 20.000 ) 
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.672     3.684    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X16Y35         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.518     4.202 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr_reg[3]/Q
                         net (fo=4, routed)           0.817     5.019    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr_reg_n_0_[3]
    SLICE_X16Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.143 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state[1]_i_38/O
                         net (fo=1, routed)           0.000     5.143    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state[1]_i_38_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.676 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.676    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_23_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.793 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.793    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_14_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.910 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.910    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.027 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_2/CO[3]
                         net (fo=5, routed)           1.725     7.752    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.876 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index[31]_i_4/O
                         net (fo=2, routed)           0.966     8.842    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index[31]_i_4_n_0
    SLICE_X16Y35         LUT4 (Prop_lut4_I1_O)        0.124     8.966 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index[31]_i_2/O
                         net (fo=38, routed)          1.986    10.951    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index[31]_i_2_n_0
    SLICE_X19Y31         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.493    23.244    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y31         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[11]/C
                         clock pessimism              0.411    23.654    
                         clock uncertainty           -0.302    23.352    
    SLICE_X19Y31         FDRE (Setup_fdre_C_CE)      -0.205    23.147    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[11]
  -------------------------------------------------------------------
                         required time                         23.147    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                 12.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.538%)  route 0.323ns (63.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.556     1.431    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[4]/Q
                         net (fo=27, routed)          0.323     1.895    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg_n_0_[4]
    SLICE_X23Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.940 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[3]_i_1/O
                         net (fo=1, routed)           0.000     1.940    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS[0]_64[3]
    SLICE_X23Y28         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.818     1.801    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X23Y28         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[3]/C
                         clock pessimism             -0.113     1.688    
    SLICE_X23Y28         FDRE (Hold_fdre_C_D)         0.091     1.779    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.358%)  route 0.169ns (47.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.556     1.431    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[4]/Q
                         net (fo=27, routed)          0.169     1.741    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg_n_0_[4]
    SLICE_X20Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.786 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[6]_i_1/O
                         net (fo=1, routed)           0.000     1.786    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS[0]_64[6]
    SLICE_X20Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.821     1.804    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X20Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[6]/C
                         clock pessimism             -0.341     1.463    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.120     1.583    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.257%)  route 0.163ns (46.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.556     1.431    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[4]/Q
                         net (fo=27, routed)          0.163     1.735    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg_n_0_[4]
    SLICE_X21Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.780 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[7]_i_1/O
                         net (fo=1, routed)           0.000     1.780    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS[0]_64[7]
    SLICE_X21Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.821     1.804    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[7]/C
                         clock pessimism             -0.341     1.463    
    SLICE_X21Y29         FDRE (Hold_fdre_C_D)         0.092     1.555    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.105%)  route 0.164ns (46.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.556     1.431    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg[4]/Q
                         net (fo=27, routed)          0.164     1.736    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/index_reg_n_0_[4]
    SLICE_X21Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB[4]_i_1/O
                         net (fo=1, routed)           0.000     1.781    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS[0]_64[4]
    SLICE_X21Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.821     1.804    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y29         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[4]/C
                         clock pessimism             -0.341     1.463    
    SLICE_X21Y29         FDRE (Hold_fdre_C_D)         0.091     1.554    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.556     1.431    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y32         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[7]/Q
                         net (fo=4, routed)           0.067     1.639    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg_n_0_[7]
    SLICE_X21Y32         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.766 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.766    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[8]_i_1_n_4
    SLICE_X21Y32         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.824     1.807    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y32         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[8]/C
                         clock pessimism             -0.376     1.431    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.105     1.536    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.557     1.432    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y33         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[11]/Q
                         net (fo=4, routed)           0.067     1.640    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg_n_0_[11]
    SLICE_X21Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.767 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.767    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[12]_i_1_n_4
    SLICE_X21Y33         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.825     1.808    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y33         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[12]/C
                         clock pessimism             -0.376     1.432    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.105     1.537    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.829%)  route 0.180ns (49.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.562     1.437    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y37         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.180     1.758    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/state__0[1]
    SLICE_X16Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.803    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr[7]_i_1_n_0
    SLICE_X16Y36         FDSE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.828     1.811    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X16Y36         FDSE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr_reg[7]/C
                         clock pessimism             -0.360     1.451    
    SLICE_X16Y36         FDSE (Hold_fdse_C_D)         0.121     1.572    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_low_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.268ns (79.739%)  route 0.068ns (20.261%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.555     1.430    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y31         FDSE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDSE (Prop_fdse_C_Q)         0.141     1.571 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[3]/Q
                         net (fo=4, routed)           0.068     1.639    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg_n_0_[3]
    SLICE_X21Y31         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.766 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[2]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.766    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[2]_i_1_n_4
    SLICE_X21Y31         FDSE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.823     1.806    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y31         FDSE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[4]/C
                         clock pessimism             -0.376     1.430    
    SLICE_X21Y31         FDSE (Hold_fdse_C_D)         0.102     1.532    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_high_cntr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_high_cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.565     1.440    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X13Y37         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_high_cntr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_high_cntr_reg[13]/Q
                         net (fo=4, routed)           0.078     1.659    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_high_cntr_reg_n_0_[13]
    SLICE_X13Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.783 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_high_cntr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.783    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/in15[14]
    SLICE_X13Y37         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_high_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.832     1.815    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X13Y37         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_high_cntr_reg[14]/C
                         clock pessimism             -0.375     1.440    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.105     1.545    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/delay_high_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.558     1.433    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y34         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[13]/Q
                         net (fo=4, routed)           0.078     1.652    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg_n_0_[13]
    SLICE_X21Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.776 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.776    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[16]_i_1_n_6
    SLICE_X21Y34         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.826     1.809    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y34         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[14]/C
                         clock pessimism             -0.376     1.433    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.105     1.538    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X20Y28    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X22Y26    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y5     design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y11    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y13    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X9Y9      design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y12     design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y5     design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y45    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y28    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y26    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X23Y44    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y31    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[39][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[39][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y17    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[39][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y32    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y24     design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[56][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y27     design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[56][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y29     design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[56][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y28    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/GRB_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y26    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y5     design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y12     design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y51    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X24Y52    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y27    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X23Y50    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[21][22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y53    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[39][17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X27Y57    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[39][18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       11.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.897ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 0.994ns (14.968%)  route 5.647ns (85.032%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 23.248 - 20.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.723     3.855    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     4.373 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/Q
                         net (fo=11, routed)          3.088     7.461    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/Q[1]
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.150     7.611 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4/O
                         net (fo=5, routed)           0.732     8.343    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.326     8.669 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1/O
                         net (fo=32, routed)          1.827    10.496    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1_n_0
    SLICE_X21Y36         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.497    23.248    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y36         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[21]/C
                         clock pessimism              0.000    23.248    
                         clock uncertainty           -0.426    22.822    
    SLICE_X21Y36         FDRE (Setup_fdre_C_R)       -0.429    22.393    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[21]
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                 11.897    

Slack (MET) :             11.897ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 0.994ns (14.968%)  route 5.647ns (85.032%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 23.248 - 20.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.723     3.855    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     4.373 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/Q
                         net (fo=11, routed)          3.088     7.461    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/Q[1]
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.150     7.611 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4/O
                         net (fo=5, routed)           0.732     8.343    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.326     8.669 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1/O
                         net (fo=32, routed)          1.827    10.496    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1_n_0
    SLICE_X21Y36         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.497    23.248    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y36         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[22]/C
                         clock pessimism              0.000    23.248    
                         clock uncertainty           -0.426    22.822    
    SLICE_X21Y36         FDRE (Setup_fdre_C_R)       -0.429    22.393    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                 11.897    

Slack (MET) :             11.897ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 0.994ns (14.968%)  route 5.647ns (85.032%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 23.248 - 20.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.723     3.855    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     4.373 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/Q
                         net (fo=11, routed)          3.088     7.461    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/Q[1]
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.150     7.611 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4/O
                         net (fo=5, routed)           0.732     8.343    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.326     8.669 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1/O
                         net (fo=32, routed)          1.827    10.496    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1_n_0
    SLICE_X21Y36         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.497    23.248    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y36         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[23]/C
                         clock pessimism              0.000    23.248    
                         clock uncertainty           -0.426    22.822    
    SLICE_X21Y36         FDRE (Setup_fdre_C_R)       -0.429    22.393    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                 11.897    

Slack (MET) :             11.897ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 0.994ns (14.968%)  route 5.647ns (85.032%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 23.248 - 20.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.723     3.855    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     4.373 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/Q
                         net (fo=11, routed)          3.088     7.461    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/Q[1]
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.150     7.611 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4/O
                         net (fo=5, routed)           0.732     8.343    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.326     8.669 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1/O
                         net (fo=32, routed)          1.827    10.496    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1_n_0
    SLICE_X21Y36         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.497    23.248    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y36         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[24]/C
                         clock pessimism              0.000    23.248    
                         clock uncertainty           -0.426    22.822    
    SLICE_X21Y36         FDRE (Setup_fdre_C_R)       -0.429    22.393    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[24]
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                 11.897    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 0.994ns (14.982%)  route 5.641ns (85.018%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 23.243 - 20.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.723     3.855    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     4.373 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/Q
                         net (fo=11, routed)          3.088     7.461    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/Q[1]
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.150     7.611 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4/O
                         net (fo=5, routed)           0.732     8.343    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.326     8.669 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1/O
                         net (fo=32, routed)          1.821    10.490    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1_n_0
    SLICE_X21Y31         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.492    23.243    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y31         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[1]/C
                         clock pessimism              0.000    23.243    
                         clock uncertainty           -0.426    22.817    
    SLICE_X21Y31         FDRE (Setup_fdre_C_R)       -0.429    22.388    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.388    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 0.994ns (14.982%)  route 5.641ns (85.018%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 23.243 - 20.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.723     3.855    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     4.373 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/Q
                         net (fo=11, routed)          3.088     7.461    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/Q[1]
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.150     7.611 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4/O
                         net (fo=5, routed)           0.732     8.343    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.326     8.669 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1/O
                         net (fo=32, routed)          1.821    10.490    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1_n_0
    SLICE_X21Y31         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.492    23.243    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y31         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[2]/C
                         clock pessimism              0.000    23.243    
                         clock uncertainty           -0.426    22.817    
    SLICE_X21Y31         FDRE (Setup_fdre_C_R)       -0.429    22.388    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.388    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 0.994ns (14.982%)  route 5.641ns (85.018%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 23.243 - 20.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.723     3.855    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     4.373 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/Q
                         net (fo=11, routed)          3.088     7.461    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/Q[1]
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.150     7.611 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4/O
                         net (fo=5, routed)           0.732     8.343    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.326     8.669 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1/O
                         net (fo=32, routed)          1.821    10.490    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1_n_0
    SLICE_X21Y31         FDSE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.492    23.243    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y31         FDSE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[3]/C
                         clock pessimism              0.000    23.243    
                         clock uncertainty           -0.426    22.817    
    SLICE_X21Y31         FDSE (Setup_fdse_C_S)       -0.429    22.388    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.388    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 0.994ns (14.982%)  route 5.641ns (85.018%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 23.243 - 20.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.723     3.855    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     4.373 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/Q
                         net (fo=11, routed)          3.088     7.461    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/Q[1]
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.150     7.611 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4/O
                         net (fo=5, routed)           0.732     8.343    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.326     8.669 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1/O
                         net (fo=32, routed)          1.821    10.490    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1_n_0
    SLICE_X21Y31         FDSE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.492    23.243    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y31         FDSE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[4]/C
                         clock pessimism              0.000    23.243    
                         clock uncertainty           -0.426    22.817    
    SLICE_X21Y31         FDSE (Setup_fdse_C_S)       -0.429    22.388    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.388    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.932ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.994ns (15.050%)  route 5.611ns (84.950%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 23.246 - 20.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.723     3.855    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     4.373 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/Q
                         net (fo=11, routed)          3.088     7.461    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/Q[1]
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.150     7.611 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4/O
                         net (fo=5, routed)           0.732     8.343    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.326     8.669 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1/O
                         net (fo=32, routed)          1.791    10.459    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1_n_0
    SLICE_X21Y33         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.495    23.246    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y33         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[10]/C
                         clock pessimism              0.000    23.246    
                         clock uncertainty           -0.426    22.820    
    SLICE_X21Y33         FDRE (Setup_fdre_C_R)       -0.429    22.391    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.391    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                 11.932    

Slack (MET) :             11.932ns  (required time - arrival time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.994ns (15.050%)  route 5.611ns (84.950%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 23.246 - 20.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        1.723     3.855    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     4.373 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg64_reg[1]/Q
                         net (fo=11, routed)          3.088     7.461    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/Q[1]
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.150     7.611 f  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4/O
                         net (fo=5, routed)           0.732     8.343    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_4_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.326     8.669 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1/O
                         net (fo=32, routed)          1.791    10.459    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr[31]_i_1_n_0
    SLICE_X21Y33         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    21.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        1.495    23.246    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X21Y33         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[11]/C
                         clock pessimism              0.000    23.246    
                         clock uncertainty           -0.426    22.820    
    SLICE_X21Y33         FDRE (Setup_fdre_C_R)       -0.429    22.391    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/bit_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.391    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                 11.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg49_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[49][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.141ns (9.858%)  route 1.289ns (90.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.556     1.475    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y26          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg49_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg49_reg[4]/Q
                         net (fo=2, routed)           1.289     2.906    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[49][23]_0[4]
    SLICE_X3Y25          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[49][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.839     1.822    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X3Y25          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[49][4]/C
                         clock pessimism              0.000     1.822    
                         clock uncertainty            0.426     2.248    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.072     2.320    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[49][4]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg41_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.141ns (9.927%)  route 1.279ns (90.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.562     1.481    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y17         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg41_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg41_reg[11]/Q
                         net (fo=2, routed)           1.279     2.902    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][23]_0[11]
    SLICE_X4Y17          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.847     1.830    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X4Y17          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][11]/C
                         clock pessimism              0.000     1.830    
                         clock uncertainty            0.426     2.256    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.060     2.316    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][11]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg49_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[49][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.141ns (9.953%)  route 1.276ns (90.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.552     1.471    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y24         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg49_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg49_reg[7]/Q
                         net (fo=2, routed)           1.276     2.888    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[49][23]_0[7]
    SLICE_X16Y24         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[49][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.817     1.800    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X16Y24         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[49][7]/C
                         clock pessimism              0.000     1.800    
                         clock uncertainty            0.426     2.226    
    SLICE_X16Y24         FDRE (Hold_fdre_C_D)         0.076     2.302    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[49][7]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg16_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[16][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.141ns (9.932%)  route 1.279ns (90.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.557     1.476    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y50         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg16_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg16_reg[19]/Q
                         net (fo=2, routed)           1.279     2.896    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[16][23]_0[19]
    SLICE_X24Y52         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[16][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.826     1.809    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X24Y52         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[16][19]/C
                         clock pessimism              0.000     1.809    
                         clock uncertainty            0.426     2.235    
    SLICE_X24Y52         FDRE (Hold_fdre_C_D)         0.075     2.310    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[16][19]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg12_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.141ns (9.937%)  route 1.278ns (90.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.562     1.481    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y6          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg12_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg12_reg[8]/Q
                         net (fo=2, routed)           1.278     2.900    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[12][23]_0[8]
    SLICE_X24Y4          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.830     1.813    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X24Y4          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[12][8]/C
                         clock pessimism              0.000     1.813    
                         clock uncertainty            0.426     2.239    
    SLICE_X24Y4          FDRE (Hold_fdre_C_D)         0.075     2.314    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[12][8]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.141ns (10.027%)  route 1.265ns (89.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     1.479    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y30         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg12_reg[4]/Q
                         net (fo=2, routed)           1.265     2.886    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[12][23]_0[4]
    SLICE_X2Y29          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.844     1.827    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X2Y29          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[12][4]/C
                         clock pessimism              0.000     1.827    
                         clock uncertainty            0.426     2.253    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.046     2.299    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[12][4]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg61_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[61][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.141ns (10.048%)  route 1.262ns (89.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.555     1.474    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y25         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg61_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg61_reg[3]/Q
                         net (fo=2, routed)           1.262     2.878    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[61][23]_0[3]
    SLICE_X16Y23         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[61][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.818     1.801    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X16Y23         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[61][3]/C
                         clock pessimism              0.000     1.801    
                         clock uncertainty            0.426     2.227    
    SLICE_X16Y23         FDRE (Hold_fdre_C_D)         0.064     2.291    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[61][3]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg39_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[39][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.141ns (9.975%)  route 1.273ns (90.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     1.479    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y33         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg39_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg39_reg[1]/Q
                         net (fo=2, routed)           1.273     2.893    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[39][23]_0[1]
    SLICE_X23Y32         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[39][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.822     1.805    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X23Y32         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[39][1]/C
                         clock pessimism              0.000     1.805    
                         clock uncertainty            0.426     2.231    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.075     2.306    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[39][1]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg62_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[62][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.141ns (10.022%)  route 1.266ns (89.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.558     1.477    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y28          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg62_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg62_reg[6]/Q
                         net (fo=2, routed)           1.266     2.884    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[62][23]_0[6]
    SLICE_X8Y29          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[62][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.825     1.808    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X8Y29          FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[62][6]/C
                         clock pessimism              0.000     1.808    
                         clock uncertainty            0.426     2.234    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.063     2.297    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[62][6]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg40_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[40][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.141ns (9.937%)  route 1.278ns (90.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.849ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2874, routed)        0.560     1.479    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y52         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg40_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg40_reg[18]/Q
                         net (fo=2, routed)           1.278     2.898    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[40][23]_0[18]
    SLICE_X27Y57         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[40][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1697, routed)        0.827     1.810    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X27Y57         FDRE                                         r  design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[40][18]/C
                         clock pessimism              0.000     1.810    
                         clock uncertainty            0.426     2.236    
    SLICE_X27Y57         FDRE (Hold_fdre_C_D)         0.075     2.311    design_1_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[40][18]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.587    





