// Seed: 482029248
`define pp_2 0
`define pp_3 0
`default_nettype wire
`define pp_4 0
`resetall
`define pp_5 0
`resetall `timescale 1ps / 1ps `timescale 1 ps / 1ps `resetall
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2[1 : 1] = 1;
endmodule
