// Seed: 3941350179
module module_0 (
    input reg id_0,
    input id_1,
    output reg id_2,
    output reg id_3,
    output id_4,
    input reg id_5
);
  always @(negedge id_1.id_0 == 1 or negedge 1) begin
    id_2 = id_5;
    if (1)
      if (id_0) begin
        id_3 <= id_5;
        id_3 = 1;
      end else id_4 <= #1 1;
    id_2 = 1;
    id_4 = 1;
  end
  always @(posedge id_5) begin
    id_2 <= 1;
  end
  type_11(
      id_0, id_4
  );
  logic id_6;
endmodule
