Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/SoftWare/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6b9f6f940f2e4f668235d2ec4fefeb24 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim_behav xil_defaultlib.Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/D_Flop/D_Flop.srcs/sources_1/new/D_Flop.v" Line 23. Module D_Flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/D_Flop/D_Flop.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/D_Flop/D_Flop.srcs/sources_1/new/D_Flop.v" Line 23. Module D_Flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/D_Flop/D_Flop.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_Flop
Compiling module xil_defaultlib.Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sim_behav
