# interfacer

[![GitHub release](https://img.shields.io/github/release/warclab/interfacer.svg)](https://github.com/warclab/interfacer/releases)

Extract bus interfaces from Verilog source files, including AXI Full/Lite/Stream, I2C, Clocks, Reset and more.

## Docs

Read the [documentation](https://warclab.github.io/interfacer/).
