# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: C:\Users\HP\Documents\GitHub\lab06-2022-1-grupo09-22-1-jopaju\hdl\proyecto\nachopong.csv
# Generated on: Fri Jul 01 04:31:08 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
VGA_B,Output,PIN_144,8,B8_N0,PIN_144,2.5 V,,,,,
VGA_G,Output,PIN_1,1,B1_N0,PIN_1,2.5 V,,,,,
VGA_Hsync_n,Output,PIN_142,8,B8_N0,PIN_142,2.5 V,,,,,
VGA_R,Output,PIN_2,1,B1_N0,PIN_2,2.5 V,,,,,
VGA_Vsync_n,Output,PIN_143,8,B8_N0,PIN_143,2.5 V,,,,,
bntl1,Input,PIN_87,5,B5_N0,PIN_87,2.5 V,,,,,
bntl2,Input,PIN_30,2,B2_N0,PIN_30,2.5 V,,,,,
bntr1,Input,PIN_86,5,B5_N0,PIN_86,2.5 V,,,,,
bntr2,Input,PIN_34,2,B2_N0,PIN_34,2.5 V,,,,,
clk,Input,PIN_23,1,B1_N0,PIN_23,2.5 V,,,,,
clkout,Output,PIN_32,2,B2_N0,PIN_32,2.5 V,,,,,
rst,Input,PIN_90,6,B6_N0,PIN_90,2.5 V,,,,,
rst1,Input,PIN_91,6,B6_N0,PIN_124,,,,,,
