#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e003bcd430 .scope module, "mooreFSM_testbench" "mooreFSM_testbench" 2 63;
 .timescale 0 0;
v000001e003bb81c0_0 .var "A", 0 0;
v000001e003bb8260_0 .var "B", 0 0;
v000001e003bb8300_0 .var "clk", 0 0;
v000001e003bb83a0_0 .net "out", 0 0, v000001e003bb8120_0;  1 drivers
v000001e003bb8440_0 .var "reset", 0 0;
S_000001e003bcd5c0 .scope module, "M" "mooreFSM" 2 66, 2 1 0, S_000001e003bcd430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /OUTPUT 1 "out";
P_000001e003bcd750 .param/l "S_res0" 1 2 2, +C4<00000000000000000000000000000000>;
P_000001e003bcd788 .param/l "S_res1" 1 2 3, +C4<00000000000000000000000000000001>;
P_000001e003bcd7c0 .param/l "S_res2" 1 2 4, +C4<00000000000000000000000000000010>;
P_000001e003bcd7f8 .param/l "S_res3" 1 2 5, +C4<00000000000000000000000000000011>;
v000001e003b931b0_0 .net "A", 0 0, v000001e003bb81c0_0;  1 drivers
v000001e003b92f30_0 .net "B", 0 0, v000001e003bb8260_0;  1 drivers
v000001e003bb7ea0_0 .net "CLK", 0 0, v000001e003bb8300_0;  1 drivers
v000001e003bb7f40_0 .var "CurrentState", 1 0;
v000001e003bb7fe0_0 .var "NextState", 1 0;
v000001e003bb8080_0 .net "RST", 0 0, v000001e003bb8440_0;  1 drivers
v000001e003bb8120_0 .var "out", 0 0;
E_000001e003bb50e0 .event anyedge, v000001e003bb7f40_0;
E_000001e003bb4b60 .event anyedge, v000001e003bb7f40_0, v000001e003b931b0_0, v000001e003b92f30_0;
E_000001e003bb4be0 .event posedge, v000001e003bb7ea0_0;
    .scope S_000001e003bcd5c0;
T_0 ;
    %wait E_000001e003bb4be0;
    %load/vec4 v000001e003bb8080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e003bb7f40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e003bb7fe0_0;
    %assign/vec4 v000001e003bb7f40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e003bcd5c0;
T_1 ;
    %wait E_000001e003bb4b60;
    %load/vec4 v000001e003bb7f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v000001e003b931b0_0;
    %nor/r;
    %load/vec4 v000001e003b92f30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000001e003b931b0_0;
    %nor/r;
    %load/vec4 v000001e003b92f30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000001e003b931b0_0;
    %load/vec4 v000001e003b92f30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000001e003b931b0_0;
    %load/vec4 v000001e003b92f30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 3, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
T_1.12 ;
T_1.10 ;
T_1.8 ;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000001e003b931b0_0;
    %nor/r;
    %load/vec4 v000001e003b92f30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v000001e003b931b0_0;
    %nor/r;
    %load/vec4 v000001e003b92f30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v000001e003b931b0_0;
    %load/vec4 v000001e003b92f30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v000001e003b931b0_0;
    %load/vec4 v000001e003b92f30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 0, 3, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
T_1.20 ;
T_1.18 ;
T_1.16 ;
T_1.14 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000001e003b931b0_0;
    %nor/r;
    %load/vec4 v000001e003b92f30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v000001e003b931b0_0;
    %nor/r;
    %load/vec4 v000001e003b92f30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v000001e003b931b0_0;
    %load/vec4 v000001e003b92f30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v000001e003b931b0_0;
    %load/vec4 v000001e003b92f30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.27, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.28;
T_1.27 ;
    %pushi/vec4 0, 3, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
T_1.28 ;
T_1.26 ;
T_1.24 ;
T_1.22 ;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000001e003b931b0_0;
    %nor/r;
    %load/vec4 v000001e003b92f30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.29, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.30;
T_1.29 ;
    %load/vec4 v000001e003b931b0_0;
    %nor/r;
    %load/vec4 v000001e003b92f30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.31, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v000001e003b931b0_0;
    %load/vec4 v000001e003b92f30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.33, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.34;
T_1.33 ;
    %load/vec4 v000001e003b931b0_0;
    %load/vec4 v000001e003b92f30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.35, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
    %jmp T_1.36;
T_1.35 ;
    %pushi/vec4 0, 3, 2;
    %assign/vec4 v000001e003bb7fe0_0, 0;
T_1.36 ;
T_1.34 ;
T_1.32 ;
T_1.30 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e003bcd5c0;
T_2 ;
    %wait E_000001e003bb50e0;
    %load/vec4 v000001e003bb7f40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e003bb8120_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e003bb7f40_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e003bb7f40_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001e003bb7f40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e003bb8120_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v000001e003bb8120_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e003bcd430;
T_3 ;
    %delay 2, 0;
    %load/vec4 v000001e003bb8300_0;
    %inv;
    %store/vec4 v000001e003bb8300_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e003bcd430;
T_4 ;
    %vpi_call 2 70 "$dumpfile", "ModEq.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e003bb8440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e003bb8300_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 74 "$display", "CLK = %b, Reset = %b, A = %b, B = %b, Out = %b", v000001e003bb8300_0, v000001e003bb8440_0, v000001e003bb81c0_0, v000001e003bb8260_0, v000001e003bb83a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e003bb8440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e003bb81c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e003bb8260_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 77 "$display", "CLK = %b, Reset = %b, A = %b, B = %b, Out = %b", v000001e003bb8300_0, v000001e003bb8440_0, v000001e003bb81c0_0, v000001e003bb8260_0, v000001e003bb83a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e003bb81c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e003bb8260_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 79 "$display", "CLK = %b, Reset = %b, A = %b, B = %b, Out = %b", v000001e003bb8300_0, v000001e003bb8440_0, v000001e003bb81c0_0, v000001e003bb8260_0, v000001e003bb83a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e003bb81c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e003bb8260_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 81 "$display", "CLK = %b, Reset = %b, A = %b, B = %b, Out = %b", v000001e003bb8300_0, v000001e003bb8440_0, v000001e003bb81c0_0, v000001e003bb8260_0, v000001e003bb83a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e003bb81c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e003bb8260_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 83 "$display", "CLK = %b, Reset = %b, A = %b, B = %b, Out = %b", v000001e003bb8300_0, v000001e003bb8440_0, v000001e003bb81c0_0, v000001e003bb8260_0, v000001e003bb83a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e003bb81c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e003bb8260_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 85 "$display", "CLK = %b, Reset = %b, A = %b, B = %b, Out = %b", v000001e003bb8300_0, v000001e003bb8440_0, v000001e003bb81c0_0, v000001e003bb8260_0, v000001e003bb83a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e003bb81c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e003bb8260_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 87 "$display", "CLK = %b, Reset = %b, A = %b, B = %b, Out = %b", v000001e003bb8300_0, v000001e003bb8440_0, v000001e003bb81c0_0, v000001e003bb8260_0, v000001e003bb83a0_0 {0 0 0};
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Mod_Eq.v";
