{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566737769953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566737769954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 17:56:09 2019 " "Processing started: Sun Aug 25 17:56:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566737769954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566737769954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566737769955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1566737770327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 4 4 " "Found 4 design units, including 4 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770420 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sram " "Found entity 2: Sram" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770420 ""} { "Info" "ISGN_ENTITY_NAME" "3 display " "Found entity 3: display" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770420 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_to_seven " "Found entity 4: hex_to_seven" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737770420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566737770491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sram Sram:one " "Elaborating entity \"Sram\" for hierarchy \"Sram:one\"" {  } { { "part4.v" "one" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_dataIn part4.v(45) " "Verilog HDL or VHDL warning at part4.v(45): object \"reg_dataIn\" assigned a value but never read" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566737770507 "|part4|Sram:one"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_LB_N part4.v(59) " "Verilog HDL Always Construct warning at part4.v(59): variable \"SRAM_LB_N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1566737770508 "|part4|Sram:one"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_address part4.v(60) " "Verilog HDL Always Construct warning at part4.v(60): variable \"reg_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1566737770508 "|part4|Sram:one"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_UB_N part4.v(61) " "Verilog HDL Always Construct warning at part4.v(61): variable \"SRAM_UB_N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1566737770508 "|part4|Sram:one"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_address part4.v(62) " "Verilog HDL Always Construct warning at part4.v(62): variable \"reg_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1566737770508 "|part4|Sram:one"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_ADDR part4.v(57) " "Verilog HDL Always Construct warning at part4.v(57): inferring latch(es) for variable \"SRAM_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1566737770508 "|part4|Sram:one"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_WE_N part4.v(68) " "Verilog HDL Always Construct warning at part4.v(68): variable \"SRAM_WE_N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1566737770508 "|part4|Sram:one"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn part4.v(69) " "Verilog HDL Always Construct warning at part4.v(69): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1566737770508 "|part4|Sram:one"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_OE_N part4.v(76) " "Verilog HDL Always Construct warning at part4.v(76): variable \"SRAM_OE_N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1566737770509 "|part4|Sram:one"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[17..16\] part4.v(35) " "Output port \"SRAM_ADDR\[17..16\]\" at part4.v(35) has no driver" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1566737770509 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[0\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[0\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770510 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[1\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[1\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770510 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[2\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[2\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770510 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[3\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[3\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770510 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[4\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[4\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770510 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[5\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[5\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770510 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[6\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[6\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770510 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[7\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[7\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770510 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[8\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[8\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770510 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[9\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[9\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770511 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[10\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[10\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770511 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[11\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[11\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770511 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[12\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[12\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770511 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[13\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[13\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770511 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[14\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[14\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770511 "|part4|Sram:one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[15\] part4.v(57) " "Inferred latch for \"SRAM_ADDR\[15\]\" at part4.v(57)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770511 "|part4|Sram:one"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:disp1 " "Elaborating entity \"display\" for hierarchy \"display:disp1\"" {  } { { "part4.v" "disp1" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 part4.v(91) " "Verilog HDL assignment warning at part4.v(91): truncated value with size 10 to match size of target (4)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566737770518 "|part4|display:disp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 part4.v(92) " "Verilog HDL assignment warning at part4.v(92): truncated value with size 10 to match size of target (4)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566737770518 "|part4|display:disp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 part4.v(93) " "Verilog HDL assignment warning at part4.v(93): truncated value with size 10 to match size of target (4)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566737770519 "|part4|display:disp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven display:disp1\|hex_to_seven:zero " "Elaborating entity \"hex_to_seven\" for hierarchy \"display:disp1\|hex_to_seven:zero\"" {  } { { "part4.v" "zero" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770522 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(105) " "Verilog HDL Case Statement warning at part4.v(105): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 105 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1566737770523 "|part4|display:disp1|hex_to_seven:zero"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex part4.v(104) " "Verilog HDL Always Construct warning at part4.v(104): inferring latch(es) for variable \"hex\", which holds its previous value in one or more paths through the always construct" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1566737770523 "|part4|display:disp1|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] part4.v(104) " "Inferred latch for \"hex\[0\]\" at part4.v(104)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770523 "|part4|display:disp1|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] part4.v(104) " "Inferred latch for \"hex\[1\]\" at part4.v(104)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770523 "|part4|display:disp1|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] part4.v(104) " "Inferred latch for \"hex\[2\]\" at part4.v(104)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770524 "|part4|display:disp1|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] part4.v(104) " "Inferred latch for \"hex\[3\]\" at part4.v(104)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770524 "|part4|display:disp1|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] part4.v(104) " "Inferred latch for \"hex\[4\]\" at part4.v(104)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770524 "|part4|display:disp1|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] part4.v(104) " "Inferred latch for \"hex\[5\]\" at part4.v(104)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770524 "|part4|display:disp1|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] part4.v(104) " "Inferred latch for \"hex\[6\]\" at part4.v(104)" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566737770524 "|part4|display:disp1|hex_to_seven:zero"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:disp1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:disp1\|Mod1\"" {  } { { "part4.v" "Mod1" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566737770674 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:disp1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:disp1\|Mod0\"" {  } { { "part4.v" "Mod0" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566737770674 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:disp1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:disp1\|Div1\"" {  } { { "part4.v" "Div1" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566737770674 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:disp1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:disp1\|Div0\"" {  } { { "part4.v" "Div0" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566737770674 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566737770674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:disp1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display:disp1\|lpm_divide:Mod1\"" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566737770741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:disp1\|lpm_divide:Mod1 " "Instantiated megafunction \"display:disp1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770742 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566737770742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d6m " "Found entity 1: lpm_divide_d6m" {  } { { "db/lpm_divide_d6m.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/lpm_divide_d6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737770787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737770791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737770799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737770839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737770878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:disp1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display:disp1\|lpm_divide:Mod0\"" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566737770885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:disp1\|lpm_divide:Mod0 " "Instantiated megafunction \"display:disp1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770885 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566737770885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g6m " "Found entity 1: lpm_divide_g6m" {  } { { "db/lpm_divide_g6m.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/lpm_divide_g6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737770921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737770925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737770933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:disp1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"display:disp1\|lpm_divide:Div1\"" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566737770942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:disp1\|lpm_divide:Div1 " "Instantiated megafunction \"display:disp1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770942 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566737770942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737770981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737770985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737770992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737770992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:disp1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:disp1\|lpm_divide:Div0\"" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566737770999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:disp1\|lpm_divide:Div0 " "Instantiated megafunction \"display:disp1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566737770999 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566737770999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dem " "Found entity 1: lpm_divide_dem" {  } { { "db/lpm_divide_dem.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/lpm_divide_dem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566737771036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566737771036 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1566737771274 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sram:one\|dataOut\[0\] display:disp1\|hex_to_seven:zero\|Mux2 " "Converted the fan-out from the tri-state buffer \"Sram:one\|dataOut\[0\]\" to the node \"display:disp1\|hex_to_seven:zero\|Mux2\" into an OR gate" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1566737771290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sram:one\|dataOut\[1\] display:disp1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[64\] " "Converted the fan-out from the tri-state buffer \"Sram:one\|dataOut\[1\]\" to the node \"display:disp1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[64\]\" into an OR gate" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1566737771290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sram:one\|dataOut\[2\] display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[56\] " "Converted the fan-out from the tri-state buffer \"Sram:one\|dataOut\[2\]\" to the node \"display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[56\]\" into an OR gate" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1566737771290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sram:one\|dataOut\[3\] display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[48\] " "Converted the fan-out from the tri-state buffer \"Sram:one\|dataOut\[3\]\" to the node \"display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[48\]\" into an OR gate" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1566737771290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sram:one\|dataOut\[4\] display:disp1\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[25\] " "Converted the fan-out from the tri-state buffer \"Sram:one\|dataOut\[4\]\" to the node \"display:disp1\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[25\]\" into an OR gate" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1566737771290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sram:one\|dataOut\[5\] display:disp1\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[20\] " "Converted the fan-out from the tri-state buffer \"Sram:one\|dataOut\[5\]\" to the node \"display:disp1\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[20\]\" into an OR gate" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1566737771290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sram:one\|dataOut\[6\] display:disp1\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[15\] " "Converted the fan-out from the tri-state buffer \"Sram:one\|dataOut\[6\]\" to the node \"display:disp1\|lpm_divide:Mod1\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[15\]\" into an OR gate" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1566737771290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sram:one\|dataOut\[7\] display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[52\] " "Converted the fan-out from the tri-state buffer \"Sram:one\|dataOut\[7\]\" to the node \"display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[52\]\" into an OR gate" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1566737771290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sram:one\|dataOut\[8\] display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[53\] " "Converted the fan-out from the tri-state buffer \"Sram:one\|dataOut\[8\]\" to the node \"display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[53\]\" into an OR gate" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1566737771290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sram:one\|dataOut\[9\] display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[54\] " "Converted the fan-out from the tri-state buffer \"Sram:one\|dataOut\[9\]\" to the node \"display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[54\]\" into an OR gate" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1566737771290 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1566737771290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:zero\|hex\[0\] " "Latch display:disp1\|hex_to_seven:zero\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sram:one\|SRAM_OE_N " "Ports D and ENA on the latch are fed by the same signal Sram:one\|SRAM_OE_N" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771294 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:zero\|hex\[1\] " "Latch display:disp1\|hex_to_seven:zero\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sram:one\|SRAM_OE_N " "Ports D and ENA on the latch are fed by the same signal Sram:one\|SRAM_OE_N" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771294 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:zero\|hex\[2\] " "Latch display:disp1\|hex_to_seven:zero\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sram:one\|SRAM_OE_N " "Ports D and ENA on the latch are fed by the same signal Sram:one\|SRAM_OE_N" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771294 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:zero\|hex\[3\] " "Latch display:disp1\|hex_to_seven:zero\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sram:one\|SRAM_OE_N " "Ports D and ENA on the latch are fed by the same signal Sram:one\|SRAM_OE_N" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771294 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:zero\|hex\[4\] " "Latch display:disp1\|hex_to_seven:zero\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sram:one\|SRAM_OE_N " "Ports D and ENA on the latch are fed by the same signal Sram:one\|SRAM_OE_N" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771294 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:zero\|hex\[5\] " "Latch display:disp1\|hex_to_seven:zero\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sram:one\|SRAM_OE_N " "Ports D and ENA on the latch are fed by the same signal Sram:one\|SRAM_OE_N" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771295 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:zero\|hex\[6\] " "Latch display:disp1\|hex_to_seven:zero\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sram:one\|SRAM_OE_N " "Ports D and ENA on the latch are fed by the same signal Sram:one\|SRAM_OE_N" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771295 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:one\|hex\[0\] " "Latch display:disp1\|hex_to_seven:one\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771295 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:one\|hex\[1\] " "Latch display:disp1\|hex_to_seven:one\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771295 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:one\|hex\[2\] " "Latch display:disp1\|hex_to_seven:one\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771295 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:one\|hex\[3\] " "Latch display:disp1\|hex_to_seven:one\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771295 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:one\|hex\[4\] " "Latch display:disp1\|hex_to_seven:one\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771295 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:one\|hex\[5\] " "Latch display:disp1\|hex_to_seven:one\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771295 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:one\|hex\[6\] " "Latch display:disp1\|hex_to_seven:one\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771295 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:two\|hex\[0\] " "Latch display:disp1\|hex_to_seven:two\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771296 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:two\|hex\[1\] " "Latch display:disp1\|hex_to_seven:two\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[8\]~synth" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_g2f.tdf" 61 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771296 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:two\|hex\[2\] " "Latch display:disp1\|hex_to_seven:two\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771296 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:two\|hex\[3\] " "Latch display:disp1\|hex_to_seven:two\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771296 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:two\|hex\[4\] " "Latch display:disp1\|hex_to_seven:two\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771296 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:two\|hex\[5\] " "Latch display:disp1\|hex_to_seven:two\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771296 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:disp1\|hex_to_seven:two\|hex\[6\] " "Latch display:disp1\|hex_to_seven:two\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal display:disp1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566737771296 ""}  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566737771296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566737771376 "|part4|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566737771376 "|part4|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566737771376 "|part4|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566737771376 "|part4|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566737771376 "|part4|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "part4.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part4/part4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566737771376 "|part4|SRAM_CE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1566737771376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566737771649 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566737771649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "398 " "Implemented 398 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566737771729 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566737771729 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1566737771729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "333 " "Implemented 333 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566737771729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566737771729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566737771757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 17:56:11 2019 " "Processing ended: Sun Aug 25 17:56:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566737771757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566737771757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566737771757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566737771757 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566737798837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566737798838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 17:56:38 2019 " "Processing started: Sun Aug 25 17:56:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566737798838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1566737798838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp part4 -c part4 --netlist_type=sgate " "Command: quartus_rpp part4 -c part4 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1566737798839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566737798992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 17:56:38 2019 " "Processing ended: Sun Aug 25 17:56:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566737798992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566737798992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566737798992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1566737798992 ""}
