INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/O4_ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module O4_ClkDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sim_1/new/O4_ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module O4_ClkDiv_tb
