
///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 21:56:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 82696KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 82696KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 82696KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84316KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 85108KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 85108KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 85108KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 85108KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 85108KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 90648KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 91364KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 120496KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 120496KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 120496KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 120496KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 120496KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 22:24:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 134112KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 22:24:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 134140KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 22:26:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 222788KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 22:27:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306764KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 22:30:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 384260KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 22:56:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 385184KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 22:59:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403404KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 23:06:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 559844KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 23:09:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 642884KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 23:16:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 643484KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 23:16:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726608KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 23:19:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726548KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 23:20:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 23:22:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726556KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 23:22:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 726772KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 18, 2021 23:22:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 727356KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:03:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 116872KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 116872KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 116872KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 116872KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 116872KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 116872KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 116872KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 116872KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 116872KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 116872KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 116872KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 119808KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 119808KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 119808KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 119808KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 119808KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:05:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 203484KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:06:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 205808KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:07:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 290740KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:08:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 292692KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:09:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 377340KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:10:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 379280KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:12:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:12:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:13:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 380284KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:13:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 383020KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:29:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(DATA_BYTE_WIDTH=8)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_5e7c4945d8fa4e6a84e95d1bac8a7492" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 383568KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:32:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 397104KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:32:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 397256KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:39:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:55) net 'scl_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:56) net 'sda_in' does not have a driver (VDB-1002)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:47:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:48:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:51:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0010 VERI-ERROR] (/home/vlad/Documents/level_project/level.sv:32) procedural assignment to a non-register 'error_led_o' is not permitted (VERI-1100)
[EFX-0010 VERI-ERROR] (/home/vlad/Documents/level_project/level.sv:86) module 'levelmodule' ignored due to previous errors (VERI-1072)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:52:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) port 'error_led_o' remains unconnected for this instance (VERI-1927)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:80) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:53) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565764KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:56:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0010 VERI-ERROR] (/home/vlad/Documents/level_project/level.sv:49) extra comma in port association list is not allowed (VERI-2523)
[EFX-0010 VERI-ERROR] (/home/vlad/Documents/level_project/level.sv:85) module 'levelmodule' ignored due to previous errors (VERI-1072)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:56:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:52) port 'error_led_o' remains unconnected for this instance (VERI-1927)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:81) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:54) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568016KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 21:02:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:52) port 'error_led_o' remains unconnected for this instance (VERI-1927)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:81) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:54) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612836KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 21:14:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:52) port 'error_led_o' remains unconnected for this instance (VERI-1927)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:81) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:54) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617720KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:24:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:52) port 'error_led_o' remains unconnected for this instance (VERI-1927)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:81) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:54) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 140980KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:24:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:52) port 'error_led_o' remains unconnected for this instance (VERI-1927)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:81) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:54) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141376KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:28:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:52) port 'error_led_o' remains unconnected for this instance (VERI-1927)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:81) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:54) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 147376KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:31:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:52) port 'error_led_o' remains unconnected for this instance (VERI-1927)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:81) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:54) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:31:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:52) port 'error_led_o' remains unconnected for this instance (VERI-1927)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:81) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'levelmodule' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:54) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2146) compiling module 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 151 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 660, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 176 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 149704KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	222
[EFX-0000 INFO] EFX_FF          : 	175
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:34:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0010 VERI-ERROR] (/home/vlad/Documents/level_project/level.sv:47) syntax error near '.' (VERI-1137)
[EFX-0010 VERI-ERROR] (/home/vlad/Documents/level_project/level.sv:82) module 'levelmodule' ignored due to previous errors (VERI-1072)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:34:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0021 ERROR] Verific elaboration of module  'level' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:35:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0021 ERROR] Verific elaboration of module  'level' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:38:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0021 ERROR] Verific elaboration of module  'level' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:39:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 836 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 356, ed: 1113, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 175396KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	358
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:44:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 836 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 356, ed: 1113, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	358
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:45:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 836 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 356, ed: 1113, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 275472KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	358
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:53:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 879 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 349, ed: 1124, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 275812KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	351
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:56:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 879 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 349, ed: 1124, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	351
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:59:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 879 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 349, ed: 1124, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	351
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:04:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 888 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 1142, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	362
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:09:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 888 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 1142, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 568636KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	362
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:15:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 888 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 1142, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	362
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:23:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 888 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 1142, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	362
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:27:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 888 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 1142, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	362
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:28:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 888 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 1142, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	362
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:29:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 888 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 1142, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	362
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:32:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 884 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 365, ed: 1178, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	367
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:36:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 884 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 365, ed: 1178, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	367
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:46:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 884 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 365, ed: 1178, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	367
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 19:01:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 874 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 363, ed: 1157, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 195 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	365
[EFX-0000 INFO] EFX_FF          : 	195
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:13:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0010 VERI-ERROR] (/home/vlad/Documents/level_project/level_fsm.sv:72) 'i2c_slave_addr_0' is not declared (VERI-1128)
[EFX-0010 VERI-ERROR] (/home/vlad/Documents/level_project/level_fsm.sv:169) module 'level_fsm' ignored due to previous errors (VERI-1072)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:13:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 874 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 363, ed: 1157, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 195 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	365
[EFX-0000 INFO] EFX_FF          : 	195
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:16:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 898 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 364, ed: 1152, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	366
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:21:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:78) port 'i2c_soft_rst' is not connected on this instance (VERI-2435)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level.sv:51) input port 'i2c_soft_rst' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 898 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 364, ed: 1152, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	366
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:27:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 902 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 356, ed: 1126, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	358
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:31:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 878 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 361, ed: 1139, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 195 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	363
[EFX-0000 INFO] EFX_FF          : 	195
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:34:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 878 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 361, ed: 1139, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 195 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	363
[EFX-0000 INFO] EFX_FF          : 	195
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 02:02:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 896 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 348, ed: 1114, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	350
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 02:04:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 896 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 348, ed: 1114, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	350
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 02:10:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 896 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 348, ed: 1114, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	350
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 02:13:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 894 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 351, ed: 1117, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	353
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:48:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 893 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 347, ed: 1105, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 886756KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	349
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:51:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 892 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 352, ed: 1126, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	354
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:51:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 892 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 352, ed: 1126, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	354
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:52:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 892 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 352, ed: 1126, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	354
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:56:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 899 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 350, ed: 1113, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	352
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:07:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 899 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 350, ed: 1113, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 191484KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	352
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:11:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 899 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 343, ed: 1088, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 325180KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	345
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:13:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 910 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 342, ed: 1084, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457100KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	344
[EFX-0000 INFO] EFX_FF          : 	190
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:15:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 914 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 336, ed: 1075, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 585792KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	335
[EFX-0000 INFO] EFX_FF          : 	189
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:17:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 914 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 336, ed: 1075, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711228KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	335
[EFX-0000 INFO] EFX_FF          : 	189
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:49:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 914 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 336, ed: 1075, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	335
[EFX-0000 INFO] EFX_FF          : 	189
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:40:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 914 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 336, ed: 1075, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	335
[EFX-0000 INFO] EFX_FF          : 	189
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:41:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 914 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 336, ed: 1075, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	335
[EFX-0000 INFO] EFX_FF          : 	189
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:46:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 914 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 336, ed: 1075, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	335
[EFX-0000 INFO] EFX_FF          : 	189
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:48:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 914 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 336, ed: 1075, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	335
[EFX-0000 INFO] EFX_FF          : 	189
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:50:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 914 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 336, ed: 1075, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 144780KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	335
[EFX-0000 INFO] EFX_FF          : 	189
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:53:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 914 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 336, ed: 1075, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257532KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	335
[EFX-0000 INFO] EFX_FF          : 	189
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:57:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 914 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 336, ed: 1075, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 249256KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	335
[EFX-0000 INFO] EFX_FF          : 	189
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:13:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 885 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 118880KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1134, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 119968KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 119968KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 119968KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 119968KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 119968KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	356
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:16:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 886 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 1108, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 209272KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	347
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:25:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 885 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1134, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 223416KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	356
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:27:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 885 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1134, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281332KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	356
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:29:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 885 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1134, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402140KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	356
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:29:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 885 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1134, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	356
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:30:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 885 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1134, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 403168KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	356
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:35:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 885 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1134, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538300KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	356
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:39:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84492KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84492KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84692KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84692KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84692KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84692KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 84692KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 885 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 90032KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 91064KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1134, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 120336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 120336KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 120336KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 120336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 120336KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	356
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:44:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 885 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 363, ed: 1167, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 193884KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	365
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:49:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 886 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 1108, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	347
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:51:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 885 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1134, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 306616KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	356
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:38:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 886 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 338, ed: 1073, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 405468KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	340
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:43:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 887 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 353, ed: 1137, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 499992KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	355
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:47:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 887 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 353, ed: 1137, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	355
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:51:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 879 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 359, ed: 1154, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	361
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:58:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 887 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 353, ed: 1137, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	355
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:01:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 879 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 359, ed: 1154, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	361
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:04:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 858 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 355, ed: 1123, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	357
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:09:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_af469c96d90849609c727d81dd7df5b2' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 891 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 359, ed: 1158, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	361
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:17:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 358, ed: 1152, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	360
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:21:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 358, ed: 1152, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	360
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:23:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 883 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 351, ed: 1144, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716164KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	353
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:25:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_9bd986d2c50c42408599aadc2fe618a0' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 1103, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716168KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	347
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:33:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_3f1d660320c7479c9ea289e97ead1043' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_3f1d660320c7479c9ea289e97ead1043(DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_3f1d660320c7479c9ea289e97ead1043' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043(I2C_FAST_MODE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_3f1d660320c7479c9ea289e97ead1043" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_3f1d660320c7479c9ea289e97ead1043" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_3f1d660320c7479c9ea289e97ead1043(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_3f1d660320c7479c9ea289e97ead1043(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_3f1d660320c7479c9ea289e97ead1043(DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_3f1d660320c7479c9ea289e97ead1043(DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 878 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 351, ed: 1124, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716172KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	353
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:34:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 1103, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716224KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	347
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:55:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 1103, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	347
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 20:02:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0010 VERI-ERROR] (/home/vlad/Documents/level_project/level_fsm.sv:115) illegal character '4' in binary number 6'b64 (VERI-1038)
[EFX-0010 VERI-ERROR] (/home/vlad/Documents/level_project/level_fsm.sv:167) module 'level_fsm' ignored due to previous errors (VERI-1072)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 20:02:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:115) literal value 'd64 truncated to fit in 6 bits (VERI-1208)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 1103, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	347
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 20:03:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 347, ed: 1114, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	349
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 20:04:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1155, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	368
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 20:05:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 1103, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	347
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 20:07:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0010 VERI-ERROR] (/home/vlad/Documents/level_project/level_fsm.sv:115) syntax error near '8' (VERI-1137)
[EFX-0010 VERI-ERROR] (/home/vlad/Documents/level_project/level_fsm.sv:167) module 'level_fsm' ignored due to previous errors (VERI-1072)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 20:07:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 1103, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718288KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	347
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 20:08:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 351, ed: 1132, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 718508KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	353
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 20:10:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 1103, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 719392KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	347
[EFX-0000 INFO] EFX_FF          : 	192
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 20:14:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 358, ed: 1152, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 193 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 720016KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	360
[EFX-0000 INFO] EFX_FF          : 	193
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 20:18:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:342) parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:343) parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:344) parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:345) parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:346) parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:347) parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:348) parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:349) parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:350) parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:351) parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:990) parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:993) parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:997) parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1001) parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1005) parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1009) parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1012) parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1016) parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1022) parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1023) parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1024) parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1025) parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1026) parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1027) parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1028) parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1029) parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1031) parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1032) parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1033) parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1034) parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1037) parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1038) parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1039) parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1040) parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1041) parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1042) parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1043) parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1044) parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1047) parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1048) parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2179) parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2180) parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2181) parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2183) parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2184) parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2185) parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2186) parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2187) parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2188) parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2189) parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_2e835ddf2f154dd587bb395c6ea8daac' with formal parameter declaration list (VERI-1199)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2414) generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level.sv:1) compiling module 'level' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/level_fsm.sv:3) compiling module 'level_fsm' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_in' is not connected on this instance (VERI-2435)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:100) port 'slv_scl_out' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:46) compiling module 'i2c_interface' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:125) compiling module 'i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:303) compiling module 'i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:2613) compiling module 'pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:947) compiling module 'i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1400) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1571) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1694) expression size 5 truncated to fit in target size 4 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:777) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:782) expression size 9 truncated to fit in target size 8 (VERI-1209)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:77) input port 'slv_scl_in' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_2e835ddf2f154dd587bb395c6ea8daac" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_2e835ddf2f154dd587bb395c6ea8daac(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_2e835ddf2f154dd587bb395c6ea8daac(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_2e835ddf2f154dd587bb395c6ea8daac(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 883 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 351, ed: 1144, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 191 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 720404KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	353
[EFX-0000 INFO] EFX_FF          : 	191
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
