[Inputs]
clk
=instruccion[31:0]=
[Outputs]
reg_destino
branch
mem_write
mem_read
mem_to_reg
reg_write
alu_src
jump
lw
sw_out
[BiDir]
