
*** Running vivado
    with args -log lab_5_top_level_students.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_5_top_level_students.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Sep 29 18:12:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source lab_5_top_level_students.tcl -notrace
Command: synth_design -top lab_5_top_level_students -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26828
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.824 ; gain = 493.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab_5_top_level_students' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-19948-VikramAsus/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-19948-VikramAsus/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'averager' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001100 
	Parameter N bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'averager' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/averager.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/bin_to_bcd.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/bin_to_bcd.sv:43]
INFO: [Synth 8-6157] synthesizing module 'mux4_16_bits' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/mux4_16_bits.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/mux4_16_bits.sv:12]
INFO: [Synth 8-226] default block is never used [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/mux4_16_bits.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'mux4_16_bits' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/mux4_16_bits.sv:1]
WARNING: [Synth 8-689] width (12) of port connection 'in2' does not match port width (16) of module 'mux4_16_bits' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:110]
WARNING: [Synth 8-7071] port 'decimal_point' of module 'mux4_16_bits' is unconnected for instance 'MUX4' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:107]
WARNING: [Synth 8-7023] instance 'MUX4' of module 'mux4_16_bits' has 7 connections declared, but only 6 given [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:107]
INFO: [Synth 8-226] default block is never used [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:126]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display_subsystem' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6157] synthesizing module 'digit_multiplexor' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/digit_multiplexor.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_multiplexor' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/digit_multiplexor.sv:39]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_digit_selector' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_digit_selector' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_decoder.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display_subsystem' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'lab_5_top_level_students' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:12]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/bin_to_bcd.sv:59]
WARNING: [Synth 8-6014] Unused sequential element scaled_adc_data_temp_reg was removed.  [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:85]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1416.805 ; gain = 726.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1416.805 ; gain = 726.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1416.805 ; gain = 726.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.429 . Memory (MB): peak = 1416.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab5.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XADC_INST'
Finished Parsing XDC File [c:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab5.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XADC_INST'
Parsing XDC File [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/Basys3_Lab_5.xdc]
Finished Parsing XDC File [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/Basys3_Lab_5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/Basys3_Lab_5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab_5_top_level_students_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab_5_top_level_students_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1524.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1524.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1524.973 ; gain = 834.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1524.973 ; gain = 834.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1524.973 ; gain = 834.957
---------------------------------------------------------------------------------
