// Seed: 3586685216
module module_0;
  supply0 id_2, id_3, id_4, id_5;
  id_6 :
  assert property (@(posedge id_3 or 1'b0 or posedge (id_6) != ~-1) id_6) id_1 = -1'h0;
  wire id_7;
  wire id_8;
  assign id_2 = -1;
endmodule
module module_1 ();
  integer id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10#(
        .id_11(-1),
        .id_12(id_13[1]),
        .id_14({id_15, ~id_16[""], -1}),
        .id_17("")
    ),
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_27 = id_25;
  wire id_28, id_29, id_30, id_31, id_32;
  module_0 modCall_1 ();
  wire id_33, id_34;
  nand primCall (
      id_1,
      id_10,
      id_12,
      id_18,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_6,
      id_7
  );
endmodule
