!SESSION 2020-11-05 21:14:42.497 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2020-11-05 21:15:20.784
!MESSAGE Referenced part does not exist yet: org.eclipse.ui.views.TaskList.

!ENTRY org.eclipse.ui 4 4 2020-11-05 21:15:23.894
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:28.539
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:28.546
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:28.553
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:30.781
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:30.785
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:30.788
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:30.792
!MESSAGE XSCT Command: [setws E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:30.796
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:30.801
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/Xilinx/Vitis/2020.1/data]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:30.806
!MESSAGE XSCT command with result: [setws E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-05 21:15:40.299
!MESSAGE Opening file dialog using preferences. Current path: D:\Xilinx\Vitis\2020.1\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:48.246
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:50.604
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:50.621
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:50.647
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"hdmi_display_0": {"hier_name": "hdmi_display_0",
"type": "hdmi_display",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:50.727
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:50.742
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:50.759
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:50.764
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Thu Nov  5 21:02:22 2020",
"vivado_version": "2020.1",
"part": "xc7z020clg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:15:58.706
!MESSAGE XSCT Command: [platform create -name {hdmi_vdma} -hw {E:\FPGA_DEMO\zedboard\hdmi_vdma\design_1_wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis};platform write], Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2020-11-05 21:15:58.867
!MESSAGE Indexed 'hdmi_vdma' (0 sources, 0 headers) in 0.002 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:16:23.138
!MESSAGE XSCT command with result: [platform create -name {hdmi_vdma} -hw {E:\FPGA_DEMO\zedboard\hdmi_vdma\design_1_wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis};platform write], Result: [null, Successfully saved  the platform at "E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:16:23.515
!MESSAGE XSCT Command: [platform read {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\platform.spr}], Thread: Worker-0: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:16:23.522
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-7: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:16:27.158
!MESSAGE XSCT command with result: [platform read {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\platform.spr}], Result: [null, ]. Thread: Worker-0: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:16:27.162
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-7: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:16:27.167
!MESSAGE XSCT Command: [platform active {hdmi_vdma}], Thread: Worker-0: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:16:27.172
!MESSAGE XSCT command with result: [platform active {hdmi_vdma}], Result: [null, ]. Thread: Worker-0: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:34.015
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:34.042
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:34.061
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper4857996961199967508/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:36.462
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper4857996961199967508/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:36.467
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper4857996961199967508/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:36.483
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper4857996961199967508/design_1_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"hdmi_display_0": {"hier_name": "hdmi_display_0",
"type": "hdmi_display",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:36.589
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:39.179
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:39.184
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:39.201
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"hdmi_display_0": {"hier_name": "hdmi_display_0",
"type": "hdmi_display",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:39.207
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper4857996961199967508/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:39.219
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper4857996961199967508/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:39.225
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper4857996961199967508/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:18:39.236
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper4857996961199967508/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:48.344
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper4857996961199967508/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:48.353
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper4857996961199967508/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:49.817
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:49.827
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:49.832
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:49.840
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.437
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.452
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.457
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.462
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.467
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.472
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.477
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.482
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_vdma_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.487
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.496
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Result: [null, {"axi_vdma_0": {"name": "axivdma",
"ver": "6.7",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.7",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.1",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.6",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.6",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.6",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.11",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.7",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.7",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.2",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.2",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.2",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.9",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.11",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.9",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.5",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.4",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.9",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.500
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.664
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"axi_vdma_0": {"version": "6.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"axivdma_v6_7": {"name": "axivdma",
"version": "6.7",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axivdma_v6_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"clk_wiz_v1_3": {"name": "clk_wiz",
"version": "1.3",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"hdmi_display_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"rst_ps7_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"v_axi4s_vid_out_0": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"v_tc_0": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"vtc_v8_2": {"name": "vtc",
"version": "8.2",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/vtc_v8_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"uartps_v3_9": {"name": "uartps",
"version": "3.9",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"qspips_v3_7": {"name": "qspips",
"version": "3.7",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa9_v2_9": {"name": "cpu_cortexa9",
"version": "2.9",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa9_v2_9": {"name": "cpu_cortexa9",
"version": "2.9",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ddrps_v1_1": {"name": "ddrps",
"version": "1.1",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"emacps_v3_11": {"name": "emacps",
"version": "3.11",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"usbps_v2_5": {"name": "usbps",
"version": "2.5",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"sdps_v3_9": {"name": "sdps",
"version": "3.9",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ttc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ttcps_v3_11": {"name": "ttcps",
"version": "3.11",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpiops_v3_7": {"name": "gpiops",
"version": "3.7",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"devcfg_v3_6": {"name": "devcfg",
"version": "3.6",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"xadcps_v2_4": {"name": "xadcps",
"version": "2.4",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"coresightps_dcc_v1_7": {"name": "coresightps_dcc",
"version": "1.7",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dmaps_v2_6": {"name": "dmaps",
"version": "2.6",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scugic_v4_2": {"name": "scugic",
"version": "4.2",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scutimer_v2_2": {"name": "scutimer",
"version": "2.2",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scuwdt_v2_2": {"name": "scuwdt",
"version": "2.2",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dmaps_v2_6": {"name": "dmaps",
"version": "2.6",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.671
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.677
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.681
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.687
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.736
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.742
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.747
!MESSAGE XSCT Command: [::hsi::utils::opensw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.754
!MESSAGE XSCT command with result: [::hsi::utils::opensw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.758
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.842
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.906
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.955
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.960
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.966
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Thu Nov  5 21:02:22 2020",
"vivado_version": "2020.1",
"part": "xc7z020clg484-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:50.970
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:57.178
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:57.427
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:57.433
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-05 21:24:57.489
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2020-11-05 21:24:57.972
!MESSAGE Indexed 'test0' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2020-11-05 21:24:58.029
!MESSAGE Indexed 'test0_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:58.101
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper4857996961199967508/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-05 21:24:58.128
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper4857996961199967508/design_1_wrapper.xsa], Result: [null, ]. Thread: main
!SESSION 2020-11-06 19:44:43.334 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2020-11-06 19:45:09.646
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:45:14.448
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:45:14.452
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:45:14.458
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:45:14.463
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:45:14.468
!MESSAGE XSCT Command: [setws E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:45:14.475
!MESSAGE XSCT command with result: [setws E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:45:17.033
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:45:20.158
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:45:20.162
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:45:20.167
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/Xilinx/Vitis/2020.1/data]. Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:14.831
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:17.668
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:17.690
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:17.704
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:17.711
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:17.723
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-06 19:52:17.730
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:17.742
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:17.751
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:27.953
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:27.959
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Thu Nov  5 21:02:22 2020",
"vivado_version": "2020.1",
"part": "xc7z020clg484-1",
}]. Thread: main

!ENTRY org.eclipse.launchbar.core 2 0 2020-11-06 19:52:31.398
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-11-06 19:52:31.403
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-11-06 19:52:31.408
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.579
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.594
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"hdmi_display_0": {"hier_name": "hdmi_display_0",
"type": "hdmi_display",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.701
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.715
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666667",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100.000000",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333313",
}]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.720
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.784
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073472,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073476,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073492,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073512,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073516,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073520,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073524,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073532,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073540,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073552,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073556,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073560,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073564,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073568,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073572,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073576,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073580,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073584,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073588,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073592,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073596,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073600,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073604,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073608,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073612,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073616,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073620,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073624,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073632,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073636,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073640,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073644,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073648,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073652,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073656,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073660,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073664,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073668,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073672,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073676,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073680,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073684,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073688,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073692,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073696,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073700,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073704,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.793
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.814
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.821
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.827
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.831
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.838
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.842
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.848
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.853
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.859
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.865
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.872
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.877
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.883
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.888
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.894
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.899
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.954
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073472,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073476,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073492,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073512,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073516,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073520,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073524,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073532,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073540,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073552,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073556,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073560,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073564,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073568,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073572,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073576,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073580,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073584,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073588,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073592,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073596,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073600,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073604,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073608,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073612,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073616,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073620,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073624,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073632,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073636,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073640,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073644,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073648,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073652,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073656,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073660,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073664,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073668,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073672,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073676,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073680,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073684,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073688,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073692,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073696,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073700,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073704,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.960
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.978
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.984
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.990
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.995
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:32.999
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.004
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.008
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.013
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.019
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.025
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.030
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.035
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.043
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.060
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.068
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_vdma_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.075
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa bit], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.081
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:33.086
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY org.eclipse.tcf 4 0 2020-11-06 19:52:35.334
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.350
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.356
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.774
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.779
!MESSAGE XSCT Command: [version -server], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.784
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.789
!MESSAGE XSCT Command: [version], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.794
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.801
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.810
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.815
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.832
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.837
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.846
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.851
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.869
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.874
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.884
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.888
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.905
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.912
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.922
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.926
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.944
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.948
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.957
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.961
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.979
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.984
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.993
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:35.998
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:36.016
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:36.021
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:36.039
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:36.043
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:36.048
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:36.053
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:36.066
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:36.071
!MESSAGE XSCT Command: [rst -system], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:36.153
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:36.158
!MESSAGE XSCT Command: [after 3000], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.165
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.230
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.240
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.245
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.262
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.269
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.274
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.279
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.288
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.292
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.296
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.300
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.309
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.313
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.331
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.336
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.342
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-Zed-210248553016-4ba00477-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.347
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 3], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.353
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 3], Result: [null, jsn-Zed-210248553016-23727093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.360
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.392
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:39.397
!MESSAGE XSCT Command: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:41.743
!MESSAGE XSCT command with result: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:41.764
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:41.781
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:41.785
!MESSAGE XSCT Command: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:41.935
!MESSAGE XSCT command with result: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_0]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:41.942
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:41.949
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:41.955
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:41.968
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:41.974
!MESSAGE XSCT Command: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:41.989
!MESSAGE XSCT command with result: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:41.995
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.259
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.265
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.281
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.287
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.303
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.309
!MESSAGE XSCT Command: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.461
!MESSAGE XSCT command with result: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.467
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.486
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.564
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.582
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.588
!MESSAGE XSCT Command: [con], Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 19:52:42.614
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:21.190
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:21.211
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:21.231
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:21.240
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-06 20:13:21.247
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:21.256
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:21.264
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.075
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-302

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.082
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-302

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.096
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.104
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.109
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.128
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.133
!MESSAGE XSCT Command: [version -server], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.139
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.144
!MESSAGE XSCT Command: [version], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.149
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.156
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.168
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.173
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.204
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.212
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.224
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.228
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.257
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.262
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.272
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.276
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.297
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.302
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.312
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.317
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.337
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.341
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.352
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.357
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.378
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.382
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.392
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.397
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.417
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.422
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.441
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.446
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.451
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.456
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.473
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.477
!MESSAGE XSCT Command: [rst -system], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.552
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:38.557
!MESSAGE XSCT Command: [after 3000], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:41.564
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:41.594
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:41.603
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:41.608
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:41.626
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:41.630
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:41.663
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:41.667
!MESSAGE XSCT Command: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.000
!MESSAGE XSCT command with result: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.021
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.040
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.046
!MESSAGE XSCT Command: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.068
!MESSAGE XSCT command with result: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_0]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.074
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.082
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.088
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.103
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.109
!MESSAGE XSCT Command: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.123
!MESSAGE XSCT command with result: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.129
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.369
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.375
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.399
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.405
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.420
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.426
!MESSAGE XSCT Command: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.572
!MESSAGE XSCT command with result: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.579
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.608
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.646
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.662
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.668
!MESSAGE XSCT Command: [con], Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:13:44.696
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:27:56.573
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:27:56.583
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:27:56.590
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:27:56.601
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-06 20:27:56.608
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:27:56.616
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:27:56.624
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:28:16.500
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:28:16.510
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:28:16.518
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:28:16.528
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-06 20:28:16.533
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:28:16.540
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:28:16.552
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:30.463
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:30.471
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:30.475
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:30.481
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-06 20:29:30.487
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:30.492
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:30.496
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.167
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-422

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.177
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-422

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.321
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.330
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.336
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.352
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.357
!MESSAGE XSCT Command: [version -server], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.367
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.373
!MESSAGE XSCT Command: [version], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.378
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.384
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.394
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.400
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.426
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.431
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.441
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.446
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.466
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.470
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.481
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.486
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.505
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.510
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.520
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.524
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.558
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.562
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.571
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.576
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.599
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.603
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.613
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.617
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.636
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.640
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.659
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.664
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.674
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.679
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.694
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.697
!MESSAGE XSCT Command: [rst -system], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.772
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:46.776
!MESSAGE XSCT Command: [after 3000], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:49.782
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:49.799
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:49.809
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:49.813
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:49.832
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:49.837
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:49.869
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:49.874
!MESSAGE XSCT Command: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.219
!MESSAGE XSCT command with result: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.241
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.256
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.262
!MESSAGE XSCT Command: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.286
!MESSAGE XSCT command with result: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_0]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.293
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.301
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.307
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.321
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.328
!MESSAGE XSCT Command: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.336
!MESSAGE XSCT command with result: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.342
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.621
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.628
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.640
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.647
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.666
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.673
!MESSAGE XSCT Command: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.826
!MESSAGE XSCT command with result: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.833
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.853
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.915
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.938
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.945
!MESSAGE XSCT Command: [con], Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:29:52.974
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-16: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:30:56.311
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:30:56.580
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:30:56.599
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper6377547329648893799/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:30:59.354
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper6377547329648893799/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:30:59.359
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper6377547329648893799/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:30:59.375
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper6377547329648893799/design_1_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"hdmi_display_0": {"hier_name": "hdmi_display_0",
"type": "hdmi_display",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:30:59.455
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper6377547329648893799/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:30:59.467
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper6377547329648893799/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:30:59.473
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper6377547329648893799/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:30:59.484
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper6377547329648893799/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:01.537
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper6377547329648893799/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:01.546
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper6377547329648893799/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.138
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.146
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.151
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.157
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.595
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.612
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.617
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.623
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.628
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.634
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.638
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.647
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Result: [null, {"axi_vdma_0": {"name": "axivdma",
"ver": "6.7",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.7",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.1",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.6",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.6",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.6",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.11",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.7",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.7",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.2",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.2",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.2",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.9",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.11",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.9",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.5",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.4",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.9",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.658
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.800
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"axi_vdma_0": {"version": "6.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"axivdma_v6_7": {"name": "axivdma",
"version": "6.7",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axivdma_v6_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"clk_wiz_v1_3": {"name": "clk_wiz",
"version": "1.3",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"hdmi_display_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"rst_ps7_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"v_axi4s_vid_out_0": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"v_tc_0": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"vtc_v8_2": {"name": "vtc",
"version": "8.2",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/vtc_v8_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"uartps_v3_9": {"name": "uartps",
"version": "3.9",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"qspips_v3_7": {"name": "qspips",
"version": "3.7",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa9_v2_9": {"name": "cpu_cortexa9",
"version": "2.9",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa9_v2_9": {"name": "cpu_cortexa9",
"version": "2.9",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ddrps_v1_1": {"name": "ddrps",
"version": "1.1",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"emacps_v3_11": {"name": "emacps",
"version": "3.11",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"usbps_v2_5": {"name": "usbps",
"version": "2.5",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"sdps_v3_9": {"name": "sdps",
"version": "3.9",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ttc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ttcps_v3_11": {"name": "ttcps",
"version": "3.11",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpiops_v3_7": {"name": "gpiops",
"version": "3.7",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"devcfg_v3_6": {"name": "devcfg",
"version": "3.6",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"xadcps_v2_4": {"name": "xadcps",
"version": "2.4",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"coresightps_dcc_v1_7": {"name": "coresightps_dcc",
"version": "1.7",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dmaps_v2_6": {"name": "dmaps",
"version": "2.6",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scugic_v4_2": {"name": "scugic",
"version": "4.2",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scutimer_v2_2": {"name": "scutimer",
"version": "2.2",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scuwdt_v2_2": {"name": "scuwdt",
"version": "2.2",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dmaps_v2_6": {"name": "dmaps",
"version": "2.6",
"repo": "D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.806
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.812
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.816
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.823
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.848
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.854
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.859
!MESSAGE XSCT Command: [::hsi::utils::opensw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.865
!MESSAGE XSCT command with result: [::hsi::utils::opensw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.870
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:03.982
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:04.027
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test1\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:04.077
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test1\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:04.082
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:11.872
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:12.056
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:12.061
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-06 20:31:12.103
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:12.483
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper6377547329648893799/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:12.507
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Admin/AppData/Local/Temp/hwspec_design_1_wrapper6377547329648893799/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2020-11-06 20:31:12.531
!MESSAGE Indexed 'test1' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2020-11-06 20:31:12.538
!MESSAGE Indexed 'test1_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:53.834
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:53.846
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:53.855
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:53.868
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-06 20:31:53.875
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:53.884
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:31:53.892
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:13.220
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:13.229
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:13.236
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:13.243
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-06 20:32:13.248
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:13.253
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:13.259
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:33.865
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-561

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:33.879
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-561

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.876
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.886
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.892
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.914
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.918
!MESSAGE XSCT Command: [version -server], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.924
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.928
!MESSAGE XSCT Command: [version], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.933
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.939
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.949
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.954
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.973
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.978
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.987
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:34.992
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.012
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.017
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.027
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.031
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.051
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.056
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.066
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.071
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.090
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.095
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.105
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.110
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.129
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.134
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.144
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.149
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.173
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.178
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.197
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.202
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.208
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.213
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.232
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.238
!MESSAGE XSCT Command: [rst -system], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.308
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:35.313
!MESSAGE XSCT Command: [after 3000], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:38.318
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:38.341
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:38.350
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:38.355
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:38.374
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:38.379
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:38.411
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:38.415
!MESSAGE XSCT Command: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:40.745
!MESSAGE XSCT command with result: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:40.766
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:40.783
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:40.788
!MESSAGE XSCT Command: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:40.814
!MESSAGE XSCT command with result: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_0]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:40.821
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:40.828
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:40.835
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:40.850
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:40.856
!MESSAGE XSCT Command: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:40.864
!MESSAGE XSCT command with result: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:40.870
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.110
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.117
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.128
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.135
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.149
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.157
!MESSAGE XSCT Command: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.302
!MESSAGE XSCT command with result: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.310
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.327
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.363
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.379
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.385
!MESSAGE XSCT Command: [con], Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:32:41.410
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.343
!MESSAGE XSCT Command: [disconnect tcfchan#13], Thread: Thread-612

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.353
!MESSAGE XSCT command with result: [disconnect tcfchan#13], Result: [null, ]. Thread: Thread-612

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.371
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.381
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.386
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.398
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.403
!MESSAGE XSCT Command: [version -server], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.408
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.413
!MESSAGE XSCT Command: [version], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.418
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.423
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.435
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.440
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.467
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.472
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.483
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.488
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.507
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.512
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.523
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.528
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.548
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.552
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.563
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.567
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.589
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.594
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.604
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.609
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.628
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.632
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.642
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.647
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.665
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.670
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.688
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.693
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.702
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.707
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.723
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.728
!MESSAGE XSCT Command: [rst -system], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.806
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:48.811
!MESSAGE XSCT Command: [after 3000], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:51.817
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:51.835
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:51.846
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:51.850
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:51.869
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:51.874
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:51.907
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:51.912
!MESSAGE XSCT Command: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.247
!MESSAGE XSCT command with result: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.270
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.285
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.291
!MESSAGE XSCT Command: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.316
!MESSAGE XSCT command with result: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_0]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.323
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.330
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.337
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.351
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.357
!MESSAGE XSCT Command: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.365
!MESSAGE XSCT command with result: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.371
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.613
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.619
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.633
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.640
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.655
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.662
!MESSAGE XSCT Command: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.806
!MESSAGE XSCT command with result: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.813
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.839
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.878
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.893
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.899
!MESSAGE XSCT Command: [con], Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:33:54.925
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:34:22.351
!MESSAGE XSCT Command: [disconnect tcfchan#14], Thread: Thread-661

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-06 20:34:22.360
!MESSAGE XSCT command with result: [disconnect tcfchan#14], Result: [null, ]. Thread: Thread-661
!SESSION 2020-11-07 10:08:45.590 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2020-11-07 10:09:13.147
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:19.738
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:19.746
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:19.755
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:19.765
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:19.773
!MESSAGE XSCT Command: [setws E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:19.785
!MESSAGE XSCT command with result: [setws E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis], Result: [null, ]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:23.772
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:27.446
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:27.453
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:27.459
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/Xilinx/Vitis/2020.1/data]. Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:51.422
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:53.651
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:53.659
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:53.667
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:53.671
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:53.678
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-07 10:09:53.684
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:53.694
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:09:53.699
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:04.647
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:04.652
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Thu Nov  5 21:02:22 2020",
"vivado_version": "2020.1",
"part": "xc7z020clg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:07.284
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:07.292
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:07.297
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:07.303
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-07 10:10:07.307
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:07.314
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:07.322
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:07.925
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:07.942
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"hdmi_display_0": {"hier_name": "hdmi_display_0",
"type": "hdmi_display",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-0: Build Project

!ENTRY org.eclipse.launchbar.core 2 0 2020-11-07 10:10:26.181
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-11-07 10:10:26.188
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-11-07 10:10:26.194
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.131
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.141
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666667",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100.000000",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333313",
}]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.145
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.208
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073472,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073476,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073492,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073512,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073516,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073520,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073524,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073532,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073540,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073552,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073556,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073560,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073564,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073568,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073572,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073576,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073580,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073584,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073588,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073592,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073596,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073600,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073604,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073608,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073612,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073616,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073620,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073624,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073632,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073636,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073640,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073644,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073648,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073652,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073656,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073660,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073664,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073668,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073672,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073676,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073680,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073684,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073688,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073692,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073696,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073700,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073704,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.218
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.239
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.246
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.254
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.258
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.263
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.269
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.275
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.279
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.285
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.289
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.294
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.298
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.303
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.308
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.314
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.318
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.374
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073472,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073476,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073492,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073512,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073516,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073520,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073524,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073532,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073540,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073552,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073556,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073560,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073564,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073568,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073572,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073576,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073580,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073584,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073588,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073592,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073596,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073600,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073604,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073608,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073612,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073616,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073620,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073624,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073632,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073636,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073640,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073644,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073648,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073652,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073656,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073660,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073664,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073668,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073672,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073676,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073680,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073684,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073688,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073692,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073696,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073700,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073704,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.380
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.397
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.402
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.407
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.411
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.416
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.421
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.426
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.430
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.435
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.440
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.445
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.449
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.454
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.468
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.474
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_vdma_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.479
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa bit], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.485
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:27.490
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY org.eclipse.tcf 4 0 2020-11-07 10:10:29.648
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:29.665
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:29.671
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.525
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.530
!MESSAGE XSCT Command: [version -server], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.535
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.540
!MESSAGE XSCT Command: [version], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.545
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.551
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.561
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.566
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.586
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.589
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.599
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.605
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.625
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.630
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.639
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.644
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.663
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.669
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.678
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.682
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.702
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.707
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.716
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.720
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.739
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.744
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.753
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.757
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.776
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.781
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.799
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.804
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.809
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.813
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.826
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.831
!MESSAGE XSCT Command: [rst -system], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.910
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:32.914
!MESSAGE XSCT Command: [after 3000], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:35.919
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:35.945
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:35.955
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:35.959
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:35.978
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:35.990
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:36.029
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:36.033
!MESSAGE XSCT Command: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.387
!MESSAGE XSCT command with result: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.424
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.441
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.445
!MESSAGE XSCT Command: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.602
!MESSAGE XSCT command with result: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.608
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.620
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.626
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.639
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.645
!MESSAGE XSCT Command: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.659
!MESSAGE XSCT command with result: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.665
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.987
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:38.993
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:39.005
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:39.011
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:39.026
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:39.032
!MESSAGE XSCT Command: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:39.195
!MESSAGE XSCT command with result: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:39.201
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:39.225
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:39.291
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:39.309
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:39.315
!MESSAGE XSCT Command: [con], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:10:39.349
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:12.124
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:12.134
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:12.143
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:12.152
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-07 10:11:12.158
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:12.167
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:12.173
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.478
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-143

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.485
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-143

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.590
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.601
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.607
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.622
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.626
!MESSAGE XSCT Command: [version -server], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.631
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.638
!MESSAGE XSCT Command: [version], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.642
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.648
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.662
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.668
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.692
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.698
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.708
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.713
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.736
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.740
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.749
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.753
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.773
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.777
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.787
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.791
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.815
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.819
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.828
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.834
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.855
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.859
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.868
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.873
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.895
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.900
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.923
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.927
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.933
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.939
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.957
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:44.961
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:45.037
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:45.041
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:48.046
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:48.075
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:48.084
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:48.088
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:48.106
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:48.111
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:48.142
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:48.146
!MESSAGE XSCT Command: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:50.478
!MESSAGE XSCT command with result: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:50.500
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:50.515
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:50.519
!MESSAGE XSCT Command: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.092
!MESSAGE XSCT command with result: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_0]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.100
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.107
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.114
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.126
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.132
!MESSAGE XSCT Command: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.139
!MESSAGE XSCT command with result: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.145
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.455
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.461
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.472
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.478
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.492
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.498
!MESSAGE XSCT Command: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.653
!MESSAGE XSCT command with result: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.659
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.681
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.723
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.739
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.745
!MESSAGE XSCT Command: [con], Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:11:53.776
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:29.765
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:29.784
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:29.791
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:29.800
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-07 10:13:29.805
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:29.812
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:29.821
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:36.845
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-211

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:36.853
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-211

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:36.927
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:36.940
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:36.945
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:36.962
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:36.966
!MESSAGE XSCT Command: [version -server], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:36.971
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:36.976
!MESSAGE XSCT Command: [version], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:36.980
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:36.985
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:36.997
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.004
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.024
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.030
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.039
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.043
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.062
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.067
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.076
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.079
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.098
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.102
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.112
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.116
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.135
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.140
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.148
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.152
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.171
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.174
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.184
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.187
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.205
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.209
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.228
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.232
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.236
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.240
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.260
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.264
!MESSAGE XSCT Command: [rst -system], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.341
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:37.348
!MESSAGE XSCT Command: [after 3000], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:40.353
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:40.369
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:40.379
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:40.383
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:40.410
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:40.415
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:40.448
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:40.453
!MESSAGE XSCT Command: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:42.796
!MESSAGE XSCT command with result: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:42.827
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:42.841
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:42.846
!MESSAGE XSCT Command: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.234
!MESSAGE XSCT command with result: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_1]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.240
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.249
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.255
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.268
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.274
!MESSAGE XSCT Command: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.281
!MESSAGE XSCT command with result: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.286
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.598
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.604
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.616
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.621
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.635
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.641
!MESSAGE XSCT Command: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.788
!MESSAGE XSCT command with result: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.796
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.814
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.853
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.879
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.885
!MESSAGE XSCT Command: [con], Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:13:45.912
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_test1_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:07.110
!MESSAGE XSCT Command: [platform read {E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/platform.spr}], Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:10.776
!MESSAGE XSCT command with result: [platform read {E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/platform.spr}], Result: [null, ]. Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:10.799
!MESSAGE XSCT Command: [platform active {hdmi_vdma}], Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:10.804
!MESSAGE XSCT command with result: [platform active {hdmi_vdma}], Result: [null, ]. Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:14.400
!MESSAGE XSCT Command: [platform config -updatehw {E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa}], Thread: Worker-5: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:20.340
!MESSAGE XSCT command with result: [platform config -updatehw {E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-5: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:37.356
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:37.382
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:37.386
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:39.954
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:39.958
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:39.963
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sat Nov  7 09:56:32 2020",
"vivado_version": "2020.1",
"part": "xc7z020clg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:42.204
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:42.216
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:42.220
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:42.226
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-07 10:14:42.230
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:42.236
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:42.242
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:42.741
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:42.746
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:42.752
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\bitstream}], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:42.828
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\bitstream}], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:42.833
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\psinit} -quiet], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:50.344
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\psinit} -quiet], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:50.354
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:14:50.369
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"hdmi_display_0": {"hier_name": "hdmi_display_0",
"type": "hdmi_display",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_clk_wiz_0_74M": {"hier_name": "rst_clk_wiz_0_74M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:00.298
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:00.309
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:00.313
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:00.318
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-07 10:15:00.325
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:00.330
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:00.335
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:25.016
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:25.024
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:25.029
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:25.035
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-07 10:15:25.039
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:25.043
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:25.048
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:38.234
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-295

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:38.242
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-295

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.237
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.248
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666667",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100.000000",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333313",
}]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.252
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.307
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073472,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073476,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073492,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073512,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073516,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073520,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073524,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073532,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073540,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073552,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073556,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073560,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073564,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073568,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073572,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073576,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073580,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073584,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073588,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073592,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073596,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073600,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073604,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073608,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073612,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073616,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073620,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073624,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073632,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073636,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073640,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073644,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073648,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073652,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073656,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073660,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073664,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073668,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073672,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073676,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073680,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073684,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073688,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073692,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073696,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073700,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073704,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.313
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.329
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.333
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.337
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.341
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.346
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.350
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.354
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.358
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.363
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.366
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.371
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.375
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.380
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.383
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.390
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.394
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.449
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073472,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073476,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073492,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073512,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073516,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073520,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073524,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073532,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073540,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073552,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073556,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073560,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073564,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073568,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073572,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073576,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073580,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073584,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073588,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073592,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073596,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073600,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073604,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073608,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073612,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073616,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073620,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073624,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073632,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073636,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073640,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073644,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073648,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073652,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073656,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073660,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073664,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073668,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073672,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073676,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073680,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073684,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073688,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073692,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073696,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073700,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073704,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.454
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.472
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.476
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.481
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.485
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.490
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.493
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.498
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.502
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.507
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.510
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.516
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.520
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.525
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.528
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.533
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_vdma_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.537
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa bit], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.542
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.546
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.553
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.557
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.568
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.572
!MESSAGE XSCT Command: [version -server], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.577
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.581
!MESSAGE XSCT Command: [version], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.585
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.589
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.598
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.602
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.621
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.625
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.634
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.639
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.656
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.661
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.670
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:39.674
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.029
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6)]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.033
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.042
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.046
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.064
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.068
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.078
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.081
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.101
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.105
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.114
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.119
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.138
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.142
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.161
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.165
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.170
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.174
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.185
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.189
!MESSAGE XSCT Command: [rst -system], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.264
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:42.268
!MESSAGE XSCT Command: [after 3000], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:45.273
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:45.287
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:45.296
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:45.299
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:45.318
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:45.323
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:45.355
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:45.359
!MESSAGE XSCT Command: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:47.694
!MESSAGE XSCT command with result: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:47.727
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:47.744
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:47.749
!MESSAGE XSCT Command: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:47.905
!MESSAGE XSCT command with result: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_5]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:47.911
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:47.918
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:47.923
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:47.936
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:47.942
!MESSAGE XSCT Command: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:47.949
!MESSAGE XSCT command with result: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:47.955
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.288
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.297
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.318
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.325
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.339
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.344
!MESSAGE XSCT Command: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.490
!MESSAGE XSCT command with result: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.496
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.517
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.555
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.574
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.580
!MESSAGE XSCT Command: [con], Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:15:48.604
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:28:39.007
!MESSAGE XSCT Command: [platform read {E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/platform.spr}], Thread: Worker-11: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:28:42.185
!MESSAGE XSCT command with result: [platform read {E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/platform.spr}], Result: [null, ]. Thread: Worker-11: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:28:55.165
!MESSAGE XSCT Command: [platform config -updatehw {E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa}], Thread: Worker-15: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:29:01.010
!MESSAGE XSCT command with result: [platform config -updatehw {E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-15: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:40.544
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:40.571
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:40.575
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:42.936
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:42.939
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:42.946
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:42.950
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:42.956
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-07 10:30:42.959
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:42.964
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:42.968
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:43.920
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:43.927
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:43.934
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\bitstream}], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:43.980
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\bitstream}], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:43.985
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:43.990
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sat Nov  7 10:24:19 2020",
"vivado_version": "2020.1",
"part": "xc7z020clg484-1",
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:43.994
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\psinit} -quiet], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:51.445
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\psinit} -quiet], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:51.458
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:30:51.474
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"hdmi_display_0": {"hier_name": "hdmi_display_0",
"type": "hdmi_display",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_clk_wiz_0_74M": {"hier_name": "rst_clk_wiz_0_74M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.424
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-397

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.431
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-397

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.495
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.504
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666667",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100.000000",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333313",
}]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.508
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.564
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073472,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073476,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073492,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073512,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073516,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073520,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073524,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073532,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073540,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073552,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073556,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073560,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073564,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073568,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073572,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073576,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073580,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073584,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073588,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073592,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073596,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073600,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073604,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073608,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073612,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073616,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073620,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073624,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073632,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073636,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073640,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073644,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073648,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073652,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073656,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073660,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073664,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073668,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073672,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073676,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073680,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073684,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073688,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073692,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073696,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073700,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073704,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.570
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.589
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.594
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.599
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.603
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.608
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.612
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.616
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.620
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.625
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.629
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.634
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.638
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.643
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.647
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.653
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.657
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.715
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073472,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073476,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073492,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073512,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073516,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073520,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073524,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073532,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073540,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073552,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073556,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073560,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073564,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073568,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073572,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073576,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073580,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073584,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073588,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073592,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073596,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073600,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073604,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073608,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073612,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073616,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073620,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073624,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073632,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073636,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073640,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073644,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073648,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073652,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073656,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073660,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073664,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073668,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073672,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073676,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073680,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073684,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073688,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073692,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073696,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073700,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073704,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.721
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.738
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.742
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.747
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.751
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.755
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.759
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.764
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.768
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.773
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.777
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.782
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.785
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.790
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.794
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.798
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_vdma_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.802
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa bit], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.807
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.811
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.820
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.823
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.836
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.839
!MESSAGE XSCT Command: [version -server], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.844
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.848
!MESSAGE XSCT Command: [version], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.853
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.856
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.865
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.869
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.888
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.891
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.901
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.904
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.923
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.927
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.936
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.940
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.958
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.962
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.972
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.975
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.995
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:05.999
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.009
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.012
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.030
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.034
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.043
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.047
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.065
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.069
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.088
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.092
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.097
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.101
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.117
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.121
!MESSAGE XSCT Command: [rst -system], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.193
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:06.197
!MESSAGE XSCT Command: [after 3000], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:09.202
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:09.220
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:09.229
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:09.232
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:09.251
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:09.255
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:09.288
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:09.292
!MESSAGE XSCT Command: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:11.621
!MESSAGE XSCT command with result: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:11.661
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:11.676
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:11.680
!MESSAGE XSCT Command: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:11.840
!MESSAGE XSCT command with result: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_9]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:11.845
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:11.852
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:11.858
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:11.871
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:11.877
!MESSAGE XSCT Command: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:11.884
!MESSAGE XSCT command with result: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:11.890
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.174
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.180
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.191
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.197
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.211
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.216
!MESSAGE XSCT Command: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.367
!MESSAGE XSCT command with result: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.373
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.393
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.430
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.444
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.452
!MESSAGE XSCT Command: [con], Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:31:12.477
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:33:57.341
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:33:57.350
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:33:57.354
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:33:57.361
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-07 10:33:57.367
!MESSAGE Generating MD5 hash for file: E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\hdmi_vdma\export\hdmi_vdma\sw\hdmi_vdma\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:33:57.372
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:33:57.378
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.889
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-486

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.896
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [null, ]. Thread: Thread-486

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.935
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.943
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.947
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.960
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.964
!MESSAGE XSCT Command: [version -server], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.969
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.973
!MESSAGE XSCT Command: [version], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.979
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.984
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.993
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:04.998
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.017
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.022
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.031
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.035
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.054
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.058
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.067
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.070
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.090
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.094
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.103
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.108
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.127
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.131
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.140
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.144
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.162
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.166
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.176
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.179
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.200
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.204
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.224
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zed 210248553016" && level == 0}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.228
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.233
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.237
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.257
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.261
!MESSAGE XSCT Command: [rst -system], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.333
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:05.337
!MESSAGE XSCT Command: [after 3000], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:08.343
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:08.364
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:08.373
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zed 210248553016]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:08.376
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:08.394
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:08.398
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:08.431
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:08.435
!MESSAGE XSCT Command: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:10.767
!MESSAGE XSCT command with result: [fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:10.791
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:10.806
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:10.810
!MESSAGE XSCT Command: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:10.838
!MESSAGE XSCT command with result: [loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_9]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:10.844
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:10.851
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:10.857
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:10.870
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:10.876
!MESSAGE XSCT Command: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:10.883
!MESSAGE XSCT command with result: [source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:10.889
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.178
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.184
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.196
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.202
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.216
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.221
!MESSAGE XSCT Command: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.382
!MESSAGE XSCT command with result: [dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.388
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.407
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.443
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.457
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.463
!MESSAGE XSCT Command: [con], Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:34:11.488
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_test0_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:39:00.602
!MESSAGE XSCT Command: [disconnect tcfchan#13], Thread: Thread-540

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-07 10:39:00.613
!MESSAGE XSCT command with result: [disconnect tcfchan#13], Result: [null, ]. Thread: Thread-540
