// Seed: 1005025320
`default_nettype wire
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  reg id_5 = 1;
  initial id_5 = id_2 - (id_5);
  logic id_6;
  reg   id_7;
  assign id_7 = id_1#(.id_3(1));
  initial begin
    id_5 <= 1'b0 - (id_6 == 1) ? 1'd0 : id_7;
    id_7 <= 1;
  end
endmodule
