Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Sep 19 14:36:13 2025
| Host         : VikramAsus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab_2_top_level_control_sets_placed.rpt
| Design       : lab_2_top_level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+-------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                           |                         |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG |                           |                         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | BCDer/p_1_in              | BCDer/clkcnt[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                           | BCDer/clkcnt[4]_i_1_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | BCDer/bcd_out[15]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG |                           | reset_IBUF              |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG | BCDer/scratch[31]_i_1_n_0 | BCDer/clkcnt[4]_i_1_n_0 |                7 |             32 |         4.57 |
+----------------+---------------------------+-------------------------+------------------+----------------+--------------+


