*.out
*.vcd
Verilog/midterm_prep
RISC-V/.vscode
