#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27c2070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27c2200 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x27b12d0 .functor NOT 1, L_0x27ff090, C4<0>, C4<0>, C4<0>;
L_0x27feda0 .functor XOR 1, L_0x27febd0, L_0x27fed00, C4<0>, C4<0>;
L_0x27fef80 .functor XOR 1, L_0x27feda0, L_0x27feeb0, C4<0>, C4<0>;
v0x27ed780_0 .net *"_ivl_10", 0 0, L_0x27feeb0;  1 drivers
v0x27ed880_0 .net *"_ivl_12", 0 0, L_0x27fef80;  1 drivers
v0x27ed960_0 .net *"_ivl_2", 0 0, L_0x27feb30;  1 drivers
v0x27eda20_0 .net *"_ivl_4", 0 0, L_0x27febd0;  1 drivers
v0x27edb00_0 .net *"_ivl_6", 0 0, L_0x27fed00;  1 drivers
v0x27edc30_0 .net *"_ivl_8", 0 0, L_0x27feda0;  1 drivers
v0x27edd10_0 .var "clk", 0 0;
v0x27eddb0_0 .net "reset", 0 0, v0x27ec5b0_0;  1 drivers
v0x27ede50_0 .var/2u "stats1", 159 0;
v0x27edfc0_0 .var/2u "strobe", 0 0;
v0x27ee080_0 .net "tb_match", 0 0, L_0x27ff090;  1 drivers
v0x27ee140_0 .net "tb_mismatch", 0 0, L_0x27b12d0;  1 drivers
v0x27ee200_0 .net "w", 0 0, v0x27ec680_0;  1 drivers
v0x27ee2a0_0 .net "z_dut", 0 0, v0x27ed3e0_0;  1 drivers
v0x27ee340_0 .net "z_ref", 0 0, L_0x27fe9d0;  1 drivers
E_0x27bd4c0/0 .event negedge, v0x27ebd30_0;
E_0x27bd4c0/1 .event posedge, v0x27ebd30_0;
E_0x27bd4c0 .event/or E_0x27bd4c0/0, E_0x27bd4c0/1;
L_0x27feb30 .concat [ 1 0 0 0], L_0x27fe9d0;
L_0x27febd0 .concat [ 1 0 0 0], L_0x27fe9d0;
L_0x27fed00 .concat [ 1 0 0 0], v0x27ed3e0_0;
L_0x27feeb0 .concat [ 1 0 0 0], L_0x27fe9d0;
L_0x27ff090 .cmp/eeq 1, L_0x27feb30, L_0x27fef80;
S_0x27c2390 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x27c2200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x278aa40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x278aa80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x278aac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x278ab00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x278ab40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x278ab80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x27fe9d0 .functor OR 1, L_0x27fe580, L_0x27fe830, C4<0>, C4<0>;
v0x27b3690_0 .net *"_ivl_0", 31 0, L_0x27ee410;  1 drivers
L_0x7f65278b60a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c44a0_0 .net *"_ivl_11", 28 0, L_0x7f65278b60a8;  1 drivers
L_0x7f65278b60f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x27c49e0_0 .net/2u *"_ivl_12", 31 0, L_0x7f65278b60f0;  1 drivers
v0x278ebb0_0 .net *"_ivl_14", 0 0, L_0x27fe830;  1 drivers
L_0x7f65278b6018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x278ed30_0 .net *"_ivl_3", 28 0, L_0x7f65278b6018;  1 drivers
L_0x7f65278b6060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x27b3ae0_0 .net/2u *"_ivl_4", 31 0, L_0x7f65278b6060;  1 drivers
v0x27b3970_0 .net *"_ivl_6", 0 0, L_0x27fe580;  1 drivers
v0x27b3800_0 .net *"_ivl_8", 31 0, L_0x27fe6f0;  1 drivers
v0x27ebd30_0 .net "clk", 0 0, v0x27edd10_0;  1 drivers
v0x27ebe80_0 .var "next", 2 0;
v0x27ebf60_0 .net "reset", 0 0, v0x27ec5b0_0;  alias, 1 drivers
v0x27ec020_0 .var "state", 2 0;
v0x27ec100_0 .net "w", 0 0, v0x27ec680_0;  alias, 1 drivers
v0x27ec1c0_0 .net "z", 0 0, L_0x27fe9d0;  alias, 1 drivers
E_0x27bc5e0 .event anyedge, v0x27ec020_0, v0x27ec100_0;
E_0x27bc840 .event posedge, v0x27ebd30_0;
L_0x27ee410 .concat [ 3 29 0 0], v0x27ec020_0, L_0x7f65278b6018;
L_0x27fe580 .cmp/eq 32, L_0x27ee410, L_0x7f65278b6060;
L_0x27fe6f0 .concat [ 3 29 0 0], v0x27ec020_0, L_0x7f65278b60a8;
L_0x27fe830 .cmp/eq 32, L_0x27fe6f0, L_0x7f65278b60f0;
S_0x27ec300 .scope module, "stim1" "stimulus_gen" 3 88, 3 35 0, S_0x27c2200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x27ec4f0_0 .net "clk", 0 0, v0x27edd10_0;  alias, 1 drivers
v0x27ec5b0_0 .var "reset", 0 0;
v0x27ec680_0 .var "w", 0 0;
E_0x279f9f0 .event negedge, v0x27ebd30_0;
S_0x27ec780 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x27c2200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x27ec990 .param/l "A" 0 4 11, C4<000>;
P_0x27ec9d0 .param/l "B" 0 4 12, C4<001>;
P_0x27eca10 .param/l "C" 0 4 13, C4<010>;
P_0x27eca50 .param/l "D" 0 4 14, C4<011>;
P_0x27eca90 .param/l "E" 0 4 15, C4<100>;
P_0x27ecad0 .param/l "F" 0 4 16, C4<101>;
v0x27ecf00_0 .net "clk", 0 0, v0x27edd10_0;  alias, 1 drivers
v0x27ed010_0 .var "next_state", 2 0;
v0x27ed0f0_0 .net "reset", 0 0, v0x27ec5b0_0;  alias, 1 drivers
v0x27ed1e0_0 .var "state", 2 0;
v0x27ed2a0_0 .net "w", 0 0, v0x27ec680_0;  alias, 1 drivers
v0x27ed3e0_0 .var "z", 0 0;
E_0x27ccf30 .event anyedge, v0x27ed1e0_0;
E_0x27cd250 .event anyedge, v0x27ed1e0_0, v0x27ec100_0;
E_0x27ecea0 .event posedge, v0x27ebf60_0, v0x27ebd30_0;
S_0x27ed520 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 107, 3 107 0, S_0x27c2200;
 .timescale -12 -12;
E_0x27ed700 .event anyedge, v0x27edfc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27edfc0_0;
    %nor/r;
    %assign/vec4 v0x27edfc0_0, 0;
    %wait E_0x27ed700;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27ec300;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x279f9f0;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x27ec5b0_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27ec680_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x27c2390;
T_2 ;
    %wait E_0x27bc840;
    %load/vec4 v0x27ebf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27ec020_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x27ebe80_0;
    %assign/vec4 v0x27ec020_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27c2390;
T_3 ;
Ewait_0 .event/or E_0x27bc5e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x27ec020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x27ebe80_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x27ec100_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x27ebe80_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x27ec100_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x27ebe80_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x27ec100_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x27ebe80_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x27ec100_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x27ebe80_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x27ec100_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x27ebe80_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x27ec100_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x27ebe80_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x27ec780;
T_4 ;
    %wait E_0x27ecea0;
    %load/vec4 v0x27ed0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27ed1e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x27ed010_0;
    %assign/vec4 v0x27ed1e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27ec780;
T_5 ;
    %wait E_0x27cd250;
    %load/vec4 v0x27ed1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x27ed2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
T_5.9 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x27ed2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
T_5.11 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x27ed2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
T_5.13 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x27ed2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
T_5.15 ;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x27ed2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
T_5.17 ;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x27ed2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x27ed010_0, 0, 3;
T_5.19 ;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x27ec780;
T_6 ;
    %wait E_0x27ccf30;
    %load/vec4 v0x27ed1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ed3e0_0, 0, 1;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ed3e0_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ed3e0_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ed3e0_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x27c2200;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27edd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27edfc0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x27c2200;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x27edd10_0;
    %inv;
    %store/vec4 v0x27edd10_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x27c2200;
T_9 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27ec4f0_0, v0x27ee140_0, v0x27edd10_0, v0x27eddb0_0, v0x27ee200_0, v0x27ee340_0, v0x27ee2a0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x27c2200;
T_10 ;
    %load/vec4 v0x27ede50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x27ede50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27ede50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x27ede50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ede50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27ede50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ede50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x27c2200;
T_11 ;
    %wait E_0x27bd4c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ede50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ede50_0, 4, 32;
    %load/vec4 v0x27ee080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x27ede50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ede50_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ede50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ede50_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x27ee340_0;
    %load/vec4 v0x27ee340_0;
    %load/vec4 v0x27ee2a0_0;
    %xor;
    %load/vec4 v0x27ee340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x27ede50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ede50_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x27ede50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ede50_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2fsm/2012_q2fsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/2012_q2fsm/iter1/response4/top_module.sv";
