// Seed: 2559682357
module module_0 (
    output tri1 id_0,
    output wand id_1,
    input wire id_2,
    input tri id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    input wor id_8,
    input tri1 id_9
    , id_14,
    input wire id_10,
    output tri1 id_11,
    input supply0 id_12
);
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri id_2,
    output wand id_3,
    output wire id_4,
    input supply1 id_5
    , id_11,
    input tri1 id_6,
    input tri0 id_7
    , id_12,
    input tri1 id_8,
    input supply1 id_9
);
  assign id_3 = 1 && 1'b0 && 1'd0 == id_8;
  module_0(
      id_4, id_4, id_8, id_5, id_3, id_5, id_5, id_7, id_1, id_0, id_0, id_4, id_5
  );
endmodule
