Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Fri Nov 30 07:51:18 2018
| Host             : LAPTOP-KAMAF0QO running 64-bit major release  (build 9200)
| Command          : 
| Design           : basys3
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 31.158 (Junction temp exceeded!) |
| Dynamic (W)              | 30.672                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    11.800 |     3497 |       --- |             --- |
|   LUT as Logic           |    11.064 |     1502 |     20800 |            7.22 |
|   LUT as Distributed RAM |     0.423 |       48 |      9600 |            0.50 |
|   CARRY4                 |     0.154 |       38 |      8150 |            0.47 |
|   F7/F8 Muxes            |     0.126 |      130 |     32600 |            0.40 |
|   Register               |     0.026 |     1132 |     41600 |            2.72 |
|   BUFG                   |     0.006 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       13 |       --- |             --- |
| Signals                  |    14.712 |     2994 |       --- |             --- |
| I/O                      |     4.160 |       17 |       106 |           16.04 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    31.158 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    26.868 |      26.528 |      0.341 |
| Vccaux    |       1.800 |     0.205 |       0.152 |      0.053 |
| Vcco33    |       3.300 |     1.174 |       1.173 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| basys3                           |    30.672 |
|   cd                             |     0.396 |
|   led                            |     0.030 |
|   my_SCPU                        |    25.827 |
|     alu                          |     0.945 |
|     dm                           |     7.353 |
|     pc                           |     6.715 |
|     registerfile                 |    10.814 |
|       register_reg_r1_0_31_0_5   |     0.319 |
|       register_reg_r1_0_31_12_17 |     0.387 |
|       register_reg_r1_0_31_18_23 |     0.540 |
|       register_reg_r1_0_31_24_29 |     1.219 |
|       register_reg_r1_0_31_30_31 |     0.372 |
|       register_reg_r1_0_31_6_11  |     0.424 |
|       register_reg_r2_0_31_0_5   |     0.070 |
|       register_reg_r2_0_31_12_17 |     0.118 |
|       register_reg_r2_0_31_18_23 |     0.160 |
|       register_reg_r2_0_31_24_29 |     0.141 |
|       register_reg_r2_0_31_30_31 |     0.039 |
|       register_reg_r2_0_31_6_11  |     0.143 |
|   my_cg                          |     0.007 |
|   my_ct                          |     0.207 |
|   my_key                         |     0.000 |
+----------------------------------+-----------+


