<p align="center">
  <img width="250" src="https://github.com/GlassesmanZiad/GlassesmanZiad/blob/main/rafsdesign-rafs.gif">
</p>

<p align="center">
  <img width="450"  src="https://github.com/GlassesmanZiad/GlassesmanZiad/blob/main/name.png"><br>
  ⚡College graduate with a bachelor's degree in Electronics and Communication Engineering from Assiut University, where I participated in projects about Digital IC⚡<br>
</p>




# 🔭Education
<img width="150"  src="https://github.com/GlassesmanZiad/GlassesmanZiad/blob/main/NTI%20Logo.png"> 

`National Telecommunication Institute`
> * 💎 Experience of custom digital IC design tools including Verilog/VHDL and simulation.
> * 💎 Extensive RTL experience including design, verification,synthesis and timing closure.
> * 💎 Experience in ASIC Design, front-end RTL coding, complex state machine design
> * 💎 Good Knowledge of logic synthesis and timing analysis
> * 💎 Working on a lot of modules using hardware descriptionlanguages


# ⚙️Tools
 > * Modelsim
 > * Questasim
 > * Design Compiler
 > * ICC
 > * PrimeTime
 > * Xilinx ISE


# 🔥💡 Find Me 
[<img src='https://github.com/GlassesmanZiad/GlassesmanZiad/blob/main/linkedin.png'  alt='Linkedin' height='30'>](https://www.linkedin.com/in/ziad572001/)
[<img src='https://github.com/GlassesmanZiad/GlassesmanZiad/blob/main/facebook.png'  alt='Facebook' height='30'>](https://www.facebook.com/ziad.ahmed.90834/)


