#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue May  8 21:40:05 2018
# Process ID: 7540
# Current directory: F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/impl_1
# Command line: vivado.exe -log gtx3g_bert_axi_v1_0.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source gtx3g_bert_axi_v1_0.tcl -notrace
# Log file: F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/impl_1/gtx3g_bert_axi_v1_0.vdi
# Journal file: F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source gtx3g_bert_axi_v1_0.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/gtx3g_bert_0.dcp' for cell 'gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1'
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100iffg900-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/rx_word_fifo/rx_word_fifo.xdc] for cell 'gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_check/rx_word_fifo_inst_1/U0'
Finished Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/rx_word_fifo/rx_word_fifo.xdc] for cell 'gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_check/rx_word_fifo_inst_1/U0'
Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/rx_word_fifo/rx_word_fifo.xdc] for cell 'gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/rx_word_fifo_inst_1/U0'
Finished Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/rx_word_fifo/rx_word_fifo.xdc] for cell 'gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/rx_word_fifo_inst_1/U0'
Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g.xdc] for cell 'gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst'
Finished Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g.xdc] for cell 'gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst'
Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes_packaging.xdc] for cell 'gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst'
Finished Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes_packaging.xdc] for cell 'gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 749.012 ; gain = 482.453
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100i-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100i-ffg900'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 892.105 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13c12a30c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1135.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 264 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11b7e420e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1135.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 14 cells and removed 22 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f0a75f4b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1135.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 27 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f0a75f4b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1135.348 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f0a75f4b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1135.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1135.348 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f0a75f4b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1135.348 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1cd1e0304

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1156.355 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1cd1e0304

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1156.355 ; gain = 21.008
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1156.355 ; gain = 407.344
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1156.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/impl_1/gtx3g_bert_axi_v1_0_opt.dcp' has been generated.
Command: report_drc -file gtx3g_bert_axi_v1_0_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/impl_1/gtx3g_bert_axi_v1_0_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100i-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100i-ffg900'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1225.023 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10b32c672

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1225.023 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e734465d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1943638aa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1943638aa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1225.023 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1943638aa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 134c797bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 134c797bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14c79e340

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a354694a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 199f3658a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 16a56c149

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16b534f93

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2027adc0b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2027adc0b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1225.023 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2027adc0b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24baebae0

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 24baebae0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1225.023 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.631. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2c1e8bba1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1225.023 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2c1e8bba1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2c1e8bba1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2c1e8bba1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1225.023 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 216e2fc9e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1225.023 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 216e2fc9e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1225.023 ; gain = 0.000
Ending Placer Task | Checksum: 121116d2f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1225.023 ; gain = 0.000
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1225.023 ; gain = 68.668
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.844 . Memory (MB): peak = 1225.023 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/impl_1/gtx3g_bert_axi_v1_0_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1225.023 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1225.023 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1225.023 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100i-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100i-ffg900'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: dbc131cb ConstDB: 0 ShapeSum: 45503b64 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dfe62e29

Time (s): cpu = 00:02:25 ; elapsed = 00:02:06 . Memory (MB): peak = 1514.980 ; gain = 224.320

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dfe62e29

Time (s): cpu = 00:02:26 ; elapsed = 00:02:06 . Memory (MB): peak = 1514.980 ; gain = 224.320

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dfe62e29

Time (s): cpu = 00:02:26 ; elapsed = 00:02:07 . Memory (MB): peak = 1514.980 ; gain = 224.320

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dfe62e29

Time (s): cpu = 00:02:26 ; elapsed = 00:02:07 . Memory (MB): peak = 1514.980 ; gain = 224.320
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1297d542c

Time (s): cpu = 00:02:31 ; elapsed = 00:02:12 . Memory (MB): peak = 1523.625 ; gain = 232.965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.620  | TNS=0.000  | WHS=-0.213 | THS=-115.850|

Phase 2 Router Initialization | Checksum: 147802334

Time (s): cpu = 00:02:31 ; elapsed = 00:02:12 . Memory (MB): peak = 1523.625 ; gain = 232.965

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14517b8c0

Time (s): cpu = 00:02:34 ; elapsed = 00:02:13 . Memory (MB): peak = 1523.625 ; gain = 232.965

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.029  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a77a1bdf

Time (s): cpu = 00:02:36 ; elapsed = 00:02:15 . Memory (MB): peak = 1523.625 ; gain = 232.965
Phase 4 Rip-up And Reroute | Checksum: 1a77a1bdf

Time (s): cpu = 00:02:36 ; elapsed = 00:02:15 . Memory (MB): peak = 1523.625 ; gain = 232.965

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a77a1bdf

Time (s): cpu = 00:02:36 ; elapsed = 00:02:15 . Memory (MB): peak = 1523.625 ; gain = 232.965

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a77a1bdf

Time (s): cpu = 00:02:36 ; elapsed = 00:02:15 . Memory (MB): peak = 1523.625 ; gain = 232.965
Phase 5 Delay and Skew Optimization | Checksum: 1a77a1bdf

Time (s): cpu = 00:02:36 ; elapsed = 00:02:15 . Memory (MB): peak = 1523.625 ; gain = 232.965

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15b0289be

Time (s): cpu = 00:02:36 ; elapsed = 00:02:15 . Memory (MB): peak = 1523.625 ; gain = 232.965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.116  | TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15b0289be

Time (s): cpu = 00:02:36 ; elapsed = 00:02:15 . Memory (MB): peak = 1523.625 ; gain = 232.965
Phase 6 Post Hold Fix | Checksum: 15b0289be

Time (s): cpu = 00:02:36 ; elapsed = 00:02:15 . Memory (MB): peak = 1523.625 ; gain = 232.965

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.331466 %
  Global Horizontal Routing Utilization  = 0.145032 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 184721b94

Time (s): cpu = 00:02:37 ; elapsed = 00:02:15 . Memory (MB): peak = 1523.625 ; gain = 232.965

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 184721b94

Time (s): cpu = 00:02:37 ; elapsed = 00:02:15 . Memory (MB): peak = 1523.625 ; gain = 232.965

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/common0_i/gtxe2_common_i/GTREFCLK1 to physical pin GTXE2_COMMON_X0Y1/GTNORTHREFCLK1
Phase 9 Depositing Routes | Checksum: 101f0fc74

Time (s): cpu = 00:02:37 ; elapsed = 00:02:16 . Memory (MB): peak = 1523.625 ; gain = 232.965

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.116  | TNS=0.000  | WHS=0.065  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 101f0fc74

Time (s): cpu = 00:02:37 ; elapsed = 00:02:16 . Memory (MB): peak = 1523.625 ; gain = 232.965
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:37 ; elapsed = 00:02:16 . Memory (MB): peak = 1523.625 ; gain = 232.965

Routing Is Done.
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:43 ; elapsed = 00:02:20 . Memory (MB): peak = 1523.625 ; gain = 298.602
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.984 . Memory (MB): peak = 1523.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/impl_1/gtx3g_bert_axi_v1_0_routed.dcp' has been generated.
Command: report_drc -file gtx3g_bert_axi_v1_0_drc_routed.rpt -pb gtx3g_bert_axi_v1_0_drc_routed.pb -rpx gtx3g_bert_axi_v1_0_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/impl_1/gtx3g_bert_axi_v1_0_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file gtx3g_bert_axi_v1_0_methodology_drc_routed.rpt -rpx gtx3g_bert_axi_v1_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/impl_1/gtx3g_bert_axi_v1_0_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file gtx3g_bert_axi_v1_0_power_routed.rpt -pb gtx3g_bert_axi_v1_0_power_summary_routed.pb -rpx gtx3g_bert_axi_v1_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue May  8 21:44:08 2018...
