# AND

A simple verilog unprotected and implementation.

Simulation drives four cycles, each leaking in value without glitches, while iterating over possible
`a` and `b` values, which do not matter for verification anyways.
