
upload-test-program.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002884  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002a0c  08002a0c  00012a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a54  08002a54  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002a54  08002a54  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a54  08002a54  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a54  08002a54  00012a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a58  08002a58  00012a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002a5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  2000000c  08002a68  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000b4  08002a68  000200b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006c0a  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000012af  00000000  00000000  00026c46  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000648  00000000  00000000  00027ef8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005a0  00000000  00000000  00028540  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018951  00000000  00000000  00028ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005e7d  00000000  00000000  00041431  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008f805  00000000  00000000  000472ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d6ab3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000185c  00000000  00000000  000d6b30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080029f4 	.word	0x080029f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080029f4 	.word	0x080029f4

080001c8 <togglePins>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void togglePins(){
 80001c8:	b590      	push	{r4, r7, lr}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
	static int start = 0;
	static int state = 0;
	uint16_t pins[] = {
 80001ce:	4b2f      	ldr	r3, [pc, #188]	; (800028c <togglePins+0xc4>)
 80001d0:	463c      	mov	r4, r7
 80001d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80001d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			GPIO_PIN_12,
			GPIO_PIN_13,
			GPIO_PIN_14,
			GPIO_PIN_15
	};
	if(start == 0)
 80001d8:	4b2d      	ldr	r3, [pc, #180]	; (8000290 <togglePins+0xc8>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d112      	bne.n	8000206 <togglePins+0x3e>
		HAL_GPIO_TogglePin(GPIOE, pins[state % 8]);
 80001e0:	4b2c      	ldr	r3, [pc, #176]	; (8000294 <togglePins+0xcc>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	425a      	negs	r2, r3
 80001e6:	f003 0307 	and.w	r3, r3, #7
 80001ea:	f002 0207 	and.w	r2, r2, #7
 80001ee:	bf58      	it	pl
 80001f0:	4253      	negpl	r3, r2
 80001f2:	005b      	lsls	r3, r3, #1
 80001f4:	f107 0210 	add.w	r2, r7, #16
 80001f8:	4413      	add	r3, r2
 80001fa:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80001fe:	4619      	mov	r1, r3
 8000200:	4825      	ldr	r0, [pc, #148]	; (8000298 <togglePins+0xd0>)
 8000202:	f000 fcf9 	bl	8000bf8 <HAL_GPIO_TogglePin>
	if(start != 0)
 8000206:	4b22      	ldr	r3, [pc, #136]	; (8000290 <togglePins+0xc8>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	2b00      	cmp	r3, #0
 800020c:	d013      	beq.n	8000236 <togglePins+0x6e>
		HAL_GPIO_TogglePin(GPIOE, pins[(state - 1 + 8) % 8]);
 800020e:	4b21      	ldr	r3, [pc, #132]	; (8000294 <togglePins+0xcc>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	3307      	adds	r3, #7
 8000214:	425a      	negs	r2, r3
 8000216:	f003 0307 	and.w	r3, r3, #7
 800021a:	f002 0207 	and.w	r2, r2, #7
 800021e:	bf58      	it	pl
 8000220:	4253      	negpl	r3, r2
 8000222:	005b      	lsls	r3, r3, #1
 8000224:	f107 0210 	add.w	r2, r7, #16
 8000228:	4413      	add	r3, r2
 800022a:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800022e:	4619      	mov	r1, r3
 8000230:	4819      	ldr	r0, [pc, #100]	; (8000298 <togglePins+0xd0>)
 8000232:	f000 fce1 	bl	8000bf8 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOE, pins[(state + 1) % 8]);
 8000236:	4b17      	ldr	r3, [pc, #92]	; (8000294 <togglePins+0xcc>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	3301      	adds	r3, #1
 800023c:	425a      	negs	r2, r3
 800023e:	f003 0307 	and.w	r3, r3, #7
 8000242:	f002 0207 	and.w	r2, r2, #7
 8000246:	bf58      	it	pl
 8000248:	4253      	negpl	r3, r2
 800024a:	005b      	lsls	r3, r3, #1
 800024c:	f107 0210 	add.w	r2, r7, #16
 8000250:	4413      	add	r3, r2
 8000252:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8000256:	4619      	mov	r1, r3
 8000258:	480f      	ldr	r0, [pc, #60]	; (8000298 <togglePins+0xd0>)
 800025a:	f000 fccd 	bl	8000bf8 <HAL_GPIO_TogglePin>
	state++;
 800025e:	4b0d      	ldr	r3, [pc, #52]	; (8000294 <togglePins+0xcc>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	3301      	adds	r3, #1
 8000264:	4a0b      	ldr	r2, [pc, #44]	; (8000294 <togglePins+0xcc>)
 8000266:	6013      	str	r3, [r2, #0]
	state %= 8;
 8000268:	4b0a      	ldr	r3, [pc, #40]	; (8000294 <togglePins+0xcc>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	425a      	negs	r2, r3
 800026e:	f003 0307 	and.w	r3, r3, #7
 8000272:	f002 0207 	and.w	r2, r2, #7
 8000276:	bf58      	it	pl
 8000278:	4253      	negpl	r3, r2
 800027a:	4a06      	ldr	r2, [pc, #24]	; (8000294 <togglePins+0xcc>)
 800027c:	6013      	str	r3, [r2, #0]
	start = 1;
 800027e:	4b04      	ldr	r3, [pc, #16]	; (8000290 <togglePins+0xc8>)
 8000280:	2201      	movs	r2, #1
 8000282:	601a      	str	r2, [r3, #0]
}
 8000284:	bf00      	nop
 8000286:	3714      	adds	r7, #20
 8000288:	46bd      	mov	sp, r7
 800028a:	bd90      	pop	{r4, r7, pc}
 800028c:	08002a0c 	.word	0x08002a0c
 8000290:	20000028 	.word	0x20000028
 8000294:	2000002c 	.word	0x2000002c
 8000298:	48001000 	.word	0x48001000

0800029c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002a0:	f000 f9aa 	bl	80005f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002a4:	f000 f80a 	bl	80002bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a8:	f000 f888 	bl	80003bc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80002ac:	f000 f856 	bl	800035c <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  togglePins();
 80002b0:	f7ff ff8a 	bl	80001c8 <togglePins>
	  HAL_Delay(200);
 80002b4:	20c8      	movs	r0, #200	; 0xc8
 80002b6:	f000 fa05 	bl	80006c4 <HAL_Delay>
	  togglePins();
 80002ba:	e7f9      	b.n	80002b0 <main+0x14>

080002bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b09e      	sub	sp, #120	; 0x78
 80002c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80002c6:	2228      	movs	r2, #40	; 0x28
 80002c8:	2100      	movs	r1, #0
 80002ca:	4618      	mov	r0, r3
 80002cc:	f002 fb8a 	bl	80029e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002d4:	2200      	movs	r2, #0
 80002d6:	601a      	str	r2, [r3, #0]
 80002d8:	605a      	str	r2, [r3, #4]
 80002da:	609a      	str	r2, [r3, #8]
 80002dc:	60da      	str	r2, [r3, #12]
 80002de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002e0:	463b      	mov	r3, r7
 80002e2:	223c      	movs	r2, #60	; 0x3c
 80002e4:	2100      	movs	r1, #0
 80002e6:	4618      	mov	r0, r3
 80002e8:	f002 fb7c 	bl	80029e4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002ec:	2302      	movs	r3, #2
 80002ee:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002f0:	2301      	movs	r3, #1
 80002f2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002f4:	2310      	movs	r3, #16
 80002f6:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002f8:	2300      	movs	r3, #0
 80002fa:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002fc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000300:	4618      	mov	r0, r3
 8000302:	f000 fc93 	bl	8000c2c <HAL_RCC_OscConfig>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d001      	beq.n	8000310 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800030c:	f000 f896 	bl	800043c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000310:	230f      	movs	r3, #15
 8000312:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000314:	2300      	movs	r3, #0
 8000316:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000318:	2300      	movs	r3, #0
 800031a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800031c:	2300      	movs	r3, #0
 800031e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000320:	2300      	movs	r3, #0
 8000322:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000324:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000328:	2100      	movs	r1, #0
 800032a:	4618      	mov	r0, r3
 800032c:	f001 fb86 	bl	8001a3c <HAL_RCC_ClockConfig>
 8000330:	4603      	mov	r3, r0
 8000332:	2b00      	cmp	r3, #0
 8000334:	d001      	beq.n	800033a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000336:	f000 f881 	bl	800043c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800033a:	2301      	movs	r3, #1
 800033c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800033e:	2300      	movs	r3, #0
 8000340:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000342:	463b      	mov	r3, r7
 8000344:	4618      	mov	r0, r3
 8000346:	f001 fdaf 	bl	8001ea8 <HAL_RCCEx_PeriphCLKConfig>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d001      	beq.n	8000354 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000350:	f000 f874 	bl	800043c <Error_Handler>
  }
}
 8000354:	bf00      	nop
 8000356:	3778      	adds	r7, #120	; 0x78
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}

0800035c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000360:	4b14      	ldr	r3, [pc, #80]	; (80003b4 <MX_USART1_UART_Init+0x58>)
 8000362:	4a15      	ldr	r2, [pc, #84]	; (80003b8 <MX_USART1_UART_Init+0x5c>)
 8000364:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000366:	4b13      	ldr	r3, [pc, #76]	; (80003b4 <MX_USART1_UART_Init+0x58>)
 8000368:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800036c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800036e:	4b11      	ldr	r3, [pc, #68]	; (80003b4 <MX_USART1_UART_Init+0x58>)
 8000370:	2200      	movs	r2, #0
 8000372:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000374:	4b0f      	ldr	r3, [pc, #60]	; (80003b4 <MX_USART1_UART_Init+0x58>)
 8000376:	2200      	movs	r2, #0
 8000378:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800037a:	4b0e      	ldr	r3, [pc, #56]	; (80003b4 <MX_USART1_UART_Init+0x58>)
 800037c:	2200      	movs	r2, #0
 800037e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000380:	4b0c      	ldr	r3, [pc, #48]	; (80003b4 <MX_USART1_UART_Init+0x58>)
 8000382:	220c      	movs	r2, #12
 8000384:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000386:	4b0b      	ldr	r3, [pc, #44]	; (80003b4 <MX_USART1_UART_Init+0x58>)
 8000388:	2200      	movs	r2, #0
 800038a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800038c:	4b09      	ldr	r3, [pc, #36]	; (80003b4 <MX_USART1_UART_Init+0x58>)
 800038e:	2200      	movs	r2, #0
 8000390:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000392:	4b08      	ldr	r3, [pc, #32]	; (80003b4 <MX_USART1_UART_Init+0x58>)
 8000394:	2200      	movs	r2, #0
 8000396:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000398:	4b06      	ldr	r3, [pc, #24]	; (80003b4 <MX_USART1_UART_Init+0x58>)
 800039a:	2200      	movs	r2, #0
 800039c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800039e:	4805      	ldr	r0, [pc, #20]	; (80003b4 <MX_USART1_UART_Init+0x58>)
 80003a0:	f001 ff32 	bl	8002208 <HAL_UART_Init>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d001      	beq.n	80003ae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80003aa:	f000 f847 	bl	800043c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003ae:	bf00      	nop
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	20000030 	.word	0x20000030
 80003b8:	40013800 	.word	0x40013800

080003bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b088      	sub	sp, #32
 80003c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c2:	f107 030c 	add.w	r3, r7, #12
 80003c6:	2200      	movs	r2, #0
 80003c8:	601a      	str	r2, [r3, #0]
 80003ca:	605a      	str	r2, [r3, #4]
 80003cc:	609a      	str	r2, [r3, #8]
 80003ce:	60da      	str	r2, [r3, #12]
 80003d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80003d2:	4b18      	ldr	r3, [pc, #96]	; (8000434 <MX_GPIO_Init+0x78>)
 80003d4:	695b      	ldr	r3, [r3, #20]
 80003d6:	4a17      	ldr	r2, [pc, #92]	; (8000434 <MX_GPIO_Init+0x78>)
 80003d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80003dc:	6153      	str	r3, [r2, #20]
 80003de:	4b15      	ldr	r3, [pc, #84]	; (8000434 <MX_GPIO_Init+0x78>)
 80003e0:	695b      	ldr	r3, [r3, #20]
 80003e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80003e6:	60bb      	str	r3, [r7, #8]
 80003e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ea:	4b12      	ldr	r3, [pc, #72]	; (8000434 <MX_GPIO_Init+0x78>)
 80003ec:	695b      	ldr	r3, [r3, #20]
 80003ee:	4a11      	ldr	r2, [pc, #68]	; (8000434 <MX_GPIO_Init+0x78>)
 80003f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003f4:	6153      	str	r3, [r2, #20]
 80003f6:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <MX_GPIO_Init+0x78>)
 80003f8:	695b      	ldr	r3, [r3, #20]
 80003fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003fe:	607b      	str	r3, [r7, #4]
 8000400:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000402:	2200      	movs	r2, #0
 8000404:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8000408:	480b      	ldr	r0, [pc, #44]	; (8000438 <MX_GPIO_Init+0x7c>)
 800040a:	f000 fbdd 	bl	8000bc8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE8 PE9 PE10 PE11
                           PE12 PE13 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800040e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000412:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000414:	2301      	movs	r3, #1
 8000416:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000418:	2300      	movs	r3, #0
 800041a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800041c:	2300      	movs	r3, #0
 800041e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000420:	f107 030c 	add.w	r3, r7, #12
 8000424:	4619      	mov	r1, r3
 8000426:	4804      	ldr	r0, [pc, #16]	; (8000438 <MX_GPIO_Init+0x7c>)
 8000428:	f000 fa54 	bl	80008d4 <HAL_GPIO_Init>

}
 800042c:	bf00      	nop
 800042e:	3720      	adds	r7, #32
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	40021000 	.word	0x40021000
 8000438:	48001000 	.word	0x48001000

0800043c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000440:	bf00      	nop
 8000442:	46bd      	mov	sp, r7
 8000444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000448:	4770      	bx	lr
	...

0800044c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800044c:	b480      	push	{r7}
 800044e:	b083      	sub	sp, #12
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000452:	4b0f      	ldr	r3, [pc, #60]	; (8000490 <HAL_MspInit+0x44>)
 8000454:	699b      	ldr	r3, [r3, #24]
 8000456:	4a0e      	ldr	r2, [pc, #56]	; (8000490 <HAL_MspInit+0x44>)
 8000458:	f043 0301 	orr.w	r3, r3, #1
 800045c:	6193      	str	r3, [r2, #24]
 800045e:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <HAL_MspInit+0x44>)
 8000460:	699b      	ldr	r3, [r3, #24]
 8000462:	f003 0301 	and.w	r3, r3, #1
 8000466:	607b      	str	r3, [r7, #4]
 8000468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800046a:	4b09      	ldr	r3, [pc, #36]	; (8000490 <HAL_MspInit+0x44>)
 800046c:	69db      	ldr	r3, [r3, #28]
 800046e:	4a08      	ldr	r2, [pc, #32]	; (8000490 <HAL_MspInit+0x44>)
 8000470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000474:	61d3      	str	r3, [r2, #28]
 8000476:	4b06      	ldr	r3, [pc, #24]	; (8000490 <HAL_MspInit+0x44>)
 8000478:	69db      	ldr	r3, [r3, #28]
 800047a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800047e:	603b      	str	r3, [r7, #0]
 8000480:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000482:	bf00      	nop
 8000484:	370c      	adds	r7, #12
 8000486:	46bd      	mov	sp, r7
 8000488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop
 8000490:	40021000 	.word	0x40021000

08000494 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b08a      	sub	sp, #40	; 0x28
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800049c:	f107 0314 	add.w	r3, r7, #20
 80004a0:	2200      	movs	r2, #0
 80004a2:	601a      	str	r2, [r3, #0]
 80004a4:	605a      	str	r2, [r3, #4]
 80004a6:	609a      	str	r2, [r3, #8]
 80004a8:	60da      	str	r2, [r3, #12]
 80004aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a18      	ldr	r2, [pc, #96]	; (8000514 <HAL_UART_MspInit+0x80>)
 80004b2:	4293      	cmp	r3, r2
 80004b4:	d129      	bne.n	800050a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004b6:	4b18      	ldr	r3, [pc, #96]	; (8000518 <HAL_UART_MspInit+0x84>)
 80004b8:	699b      	ldr	r3, [r3, #24]
 80004ba:	4a17      	ldr	r2, [pc, #92]	; (8000518 <HAL_UART_MspInit+0x84>)
 80004bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004c0:	6193      	str	r3, [r2, #24]
 80004c2:	4b15      	ldr	r3, [pc, #84]	; (8000518 <HAL_UART_MspInit+0x84>)
 80004c4:	699b      	ldr	r3, [r3, #24]
 80004c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80004ca:	613b      	str	r3, [r7, #16]
 80004cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ce:	4b12      	ldr	r3, [pc, #72]	; (8000518 <HAL_UART_MspInit+0x84>)
 80004d0:	695b      	ldr	r3, [r3, #20]
 80004d2:	4a11      	ldr	r2, [pc, #68]	; (8000518 <HAL_UART_MspInit+0x84>)
 80004d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004d8:	6153      	str	r3, [r2, #20]
 80004da:	4b0f      	ldr	r3, [pc, #60]	; (8000518 <HAL_UART_MspInit+0x84>)
 80004dc:	695b      	ldr	r3, [r3, #20]
 80004de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004e2:	60fb      	str	r3, [r7, #12]
 80004e4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80004e6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80004ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004ec:	2302      	movs	r3, #2
 80004ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f0:	2300      	movs	r3, #0
 80004f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004f4:	2303      	movs	r3, #3
 80004f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80004f8:	2307      	movs	r3, #7
 80004fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004fc:	f107 0314 	add.w	r3, r7, #20
 8000500:	4619      	mov	r1, r3
 8000502:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000506:	f000 f9e5 	bl	80008d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800050a:	bf00      	nop
 800050c:	3728      	adds	r7, #40	; 0x28
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	40013800 	.word	0x40013800
 8000518:	40021000 	.word	0x40021000

0800051c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000520:	bf00      	nop
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr

0800052a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800052a:	b480      	push	{r7}
 800052c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800052e:	e7fe      	b.n	800052e <HardFault_Handler+0x4>

08000530 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000534:	e7fe      	b.n	8000534 <MemManage_Handler+0x4>

08000536 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000536:	b480      	push	{r7}
 8000538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800053a:	e7fe      	b.n	800053a <BusFault_Handler+0x4>

0800053c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000540:	e7fe      	b.n	8000540 <UsageFault_Handler+0x4>

08000542 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000542:	b480      	push	{r7}
 8000544:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000546:	bf00      	nop
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr

08000550 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000554:	bf00      	nop
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr

0800055e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800055e:	b480      	push	{r7}
 8000560:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000562:	bf00      	nop
 8000564:	46bd      	mov	sp, r7
 8000566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056a:	4770      	bx	lr

0800056c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000570:	f000 f888 	bl	8000684 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000574:	bf00      	nop
 8000576:	bd80      	pop	{r7, pc}

08000578 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800057c:	4b08      	ldr	r3, [pc, #32]	; (80005a0 <SystemInit+0x28>)
 800057e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000582:	4a07      	ldr	r2, [pc, #28]	; (80005a0 <SystemInit+0x28>)
 8000584:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000588:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800058c:	4b04      	ldr	r3, [pc, #16]	; (80005a0 <SystemInit+0x28>)
 800058e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000592:	609a      	str	r2, [r3, #8]
#endif
}
 8000594:	bf00      	nop
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	e000ed00 	.word	0xe000ed00

080005a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005dc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80005a8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80005aa:	e003      	b.n	80005b4 <LoopCopyDataInit>

080005ac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80005ac:	4b0c      	ldr	r3, [pc, #48]	; (80005e0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80005ae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80005b0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80005b2:	3104      	adds	r1, #4

080005b4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80005b4:	480b      	ldr	r0, [pc, #44]	; (80005e4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80005b6:	4b0c      	ldr	r3, [pc, #48]	; (80005e8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80005b8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80005ba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80005bc:	d3f6      	bcc.n	80005ac <CopyDataInit>
	ldr	r2, =_sbss
 80005be:	4a0b      	ldr	r2, [pc, #44]	; (80005ec <LoopForever+0x12>)
	b	LoopFillZerobss
 80005c0:	e002      	b.n	80005c8 <LoopFillZerobss>

080005c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80005c2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80005c4:	f842 3b04 	str.w	r3, [r2], #4

080005c8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80005c8:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <LoopForever+0x16>)
	cmp	r2, r3
 80005ca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80005cc:	d3f9      	bcc.n	80005c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005ce:	f7ff ffd3 	bl	8000578 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005d2:	f002 f9e3 	bl	800299c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005d6:	f7ff fe61 	bl	800029c <main>

080005da <LoopForever>:

LoopForever:
    b LoopForever
 80005da:	e7fe      	b.n	80005da <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005dc:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 80005e0:	08002a5c 	.word	0x08002a5c
	ldr	r0, =_sdata
 80005e4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80005e8:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 80005ec:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80005f0:	200000b4 	.word	0x200000b4

080005f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005f4:	e7fe      	b.n	80005f4 <ADC1_2_IRQHandler>
	...

080005f8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005fc:	4b08      	ldr	r3, [pc, #32]	; (8000620 <HAL_Init+0x28>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a07      	ldr	r2, [pc, #28]	; (8000620 <HAL_Init+0x28>)
 8000602:	f043 0310 	orr.w	r3, r3, #16
 8000606:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000608:	2003      	movs	r0, #3
 800060a:	f000 f92f 	bl	800086c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800060e:	2000      	movs	r0, #0
 8000610:	f000 f808 	bl	8000624 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000614:	f7ff ff1a 	bl	800044c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000618:	2300      	movs	r3, #0
}
 800061a:	4618      	mov	r0, r3
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40022000 	.word	0x40022000

08000624 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800062c:	4b12      	ldr	r3, [pc, #72]	; (8000678 <HAL_InitTick+0x54>)
 800062e:	681a      	ldr	r2, [r3, #0]
 8000630:	4b12      	ldr	r3, [pc, #72]	; (800067c <HAL_InitTick+0x58>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	4619      	mov	r1, r3
 8000636:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800063a:	fbb3 f3f1 	udiv	r3, r3, r1
 800063e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000642:	4618      	mov	r0, r3
 8000644:	f000 f939 	bl	80008ba <HAL_SYSTICK_Config>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800064e:	2301      	movs	r3, #1
 8000650:	e00e      	b.n	8000670 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2b0f      	cmp	r3, #15
 8000656:	d80a      	bhi.n	800066e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000658:	2200      	movs	r2, #0
 800065a:	6879      	ldr	r1, [r7, #4]
 800065c:	f04f 30ff 	mov.w	r0, #4294967295
 8000660:	f000 f90f 	bl	8000882 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000664:	4a06      	ldr	r2, [pc, #24]	; (8000680 <HAL_InitTick+0x5c>)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800066a:	2300      	movs	r3, #0
 800066c:	e000      	b.n	8000670 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800066e:	2301      	movs	r3, #1
}
 8000670:	4618      	mov	r0, r3
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	20000000 	.word	0x20000000
 800067c:	20000008 	.word	0x20000008
 8000680:	20000004 	.word	0x20000004

08000684 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000688:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <HAL_IncTick+0x20>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	461a      	mov	r2, r3
 800068e:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <HAL_IncTick+0x24>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4413      	add	r3, r2
 8000694:	4a04      	ldr	r2, [pc, #16]	; (80006a8 <HAL_IncTick+0x24>)
 8000696:	6013      	str	r3, [r2, #0]
}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	20000008 	.word	0x20000008
 80006a8:	200000b0 	.word	0x200000b0

080006ac <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  return uwTick;  
 80006b0:	4b03      	ldr	r3, [pc, #12]	; (80006c0 <HAL_GetTick+0x14>)
 80006b2:	681b      	ldr	r3, [r3, #0]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	200000b0 	.word	0x200000b0

080006c4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006cc:	f7ff ffee 	bl	80006ac <HAL_GetTick>
 80006d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006dc:	d005      	beq.n	80006ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006de:	4b09      	ldr	r3, [pc, #36]	; (8000704 <HAL_Delay+0x40>)
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	461a      	mov	r2, r3
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	4413      	add	r3, r2
 80006e8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80006ea:	bf00      	nop
 80006ec:	f7ff ffde 	bl	80006ac <HAL_GetTick>
 80006f0:	4602      	mov	r2, r0
 80006f2:	68bb      	ldr	r3, [r7, #8]
 80006f4:	1ad3      	subs	r3, r2, r3
 80006f6:	68fa      	ldr	r2, [r7, #12]
 80006f8:	429a      	cmp	r2, r3
 80006fa:	d8f7      	bhi.n	80006ec <HAL_Delay+0x28>
  {
  }
}
 80006fc:	bf00      	nop
 80006fe:	3710      	adds	r7, #16
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000008 	.word	0x20000008

08000708 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000708:	b480      	push	{r7}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	f003 0307 	and.w	r3, r3, #7
 8000716:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000718:	4b0c      	ldr	r3, [pc, #48]	; (800074c <__NVIC_SetPriorityGrouping+0x44>)
 800071a:	68db      	ldr	r3, [r3, #12]
 800071c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800071e:	68ba      	ldr	r2, [r7, #8]
 8000720:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000724:	4013      	ands	r3, r2
 8000726:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000730:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000734:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000738:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800073a:	4a04      	ldr	r2, [pc, #16]	; (800074c <__NVIC_SetPriorityGrouping+0x44>)
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	60d3      	str	r3, [r2, #12]
}
 8000740:	bf00      	nop
 8000742:	3714      	adds	r7, #20
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr
 800074c:	e000ed00 	.word	0xe000ed00

08000750 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000754:	4b04      	ldr	r3, [pc, #16]	; (8000768 <__NVIC_GetPriorityGrouping+0x18>)
 8000756:	68db      	ldr	r3, [r3, #12]
 8000758:	0a1b      	lsrs	r3, r3, #8
 800075a:	f003 0307 	and.w	r3, r3, #7
}
 800075e:	4618      	mov	r0, r3
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	6039      	str	r1, [r7, #0]
 8000776:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800077c:	2b00      	cmp	r3, #0
 800077e:	db0a      	blt.n	8000796 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	b2da      	uxtb	r2, r3
 8000784:	490c      	ldr	r1, [pc, #48]	; (80007b8 <__NVIC_SetPriority+0x4c>)
 8000786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800078a:	0112      	lsls	r2, r2, #4
 800078c:	b2d2      	uxtb	r2, r2
 800078e:	440b      	add	r3, r1
 8000790:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000794:	e00a      	b.n	80007ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	b2da      	uxtb	r2, r3
 800079a:	4908      	ldr	r1, [pc, #32]	; (80007bc <__NVIC_SetPriority+0x50>)
 800079c:	79fb      	ldrb	r3, [r7, #7]
 800079e:	f003 030f 	and.w	r3, r3, #15
 80007a2:	3b04      	subs	r3, #4
 80007a4:	0112      	lsls	r2, r2, #4
 80007a6:	b2d2      	uxtb	r2, r2
 80007a8:	440b      	add	r3, r1
 80007aa:	761a      	strb	r2, [r3, #24]
}
 80007ac:	bf00      	nop
 80007ae:	370c      	adds	r7, #12
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr
 80007b8:	e000e100 	.word	0xe000e100
 80007bc:	e000ed00 	.word	0xe000ed00

080007c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b089      	sub	sp, #36	; 0x24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	60f8      	str	r0, [r7, #12]
 80007c8:	60b9      	str	r1, [r7, #8]
 80007ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	f003 0307 	and.w	r3, r3, #7
 80007d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007d4:	69fb      	ldr	r3, [r7, #28]
 80007d6:	f1c3 0307 	rsb	r3, r3, #7
 80007da:	2b04      	cmp	r3, #4
 80007dc:	bf28      	it	cs
 80007de:	2304      	movcs	r3, #4
 80007e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	3304      	adds	r3, #4
 80007e6:	2b06      	cmp	r3, #6
 80007e8:	d902      	bls.n	80007f0 <NVIC_EncodePriority+0x30>
 80007ea:	69fb      	ldr	r3, [r7, #28]
 80007ec:	3b03      	subs	r3, #3
 80007ee:	e000      	b.n	80007f2 <NVIC_EncodePriority+0x32>
 80007f0:	2300      	movs	r3, #0
 80007f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f4:	f04f 32ff 	mov.w	r2, #4294967295
 80007f8:	69bb      	ldr	r3, [r7, #24]
 80007fa:	fa02 f303 	lsl.w	r3, r2, r3
 80007fe:	43da      	mvns	r2, r3
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	401a      	ands	r2, r3
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000808:	f04f 31ff 	mov.w	r1, #4294967295
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	fa01 f303 	lsl.w	r3, r1, r3
 8000812:	43d9      	mvns	r1, r3
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000818:	4313      	orrs	r3, r2
         );
}
 800081a:	4618      	mov	r0, r3
 800081c:	3724      	adds	r7, #36	; 0x24
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
	...

08000828 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	3b01      	subs	r3, #1
 8000834:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000838:	d301      	bcc.n	800083e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800083a:	2301      	movs	r3, #1
 800083c:	e00f      	b.n	800085e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800083e:	4a0a      	ldr	r2, [pc, #40]	; (8000868 <SysTick_Config+0x40>)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	3b01      	subs	r3, #1
 8000844:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000846:	210f      	movs	r1, #15
 8000848:	f04f 30ff 	mov.w	r0, #4294967295
 800084c:	f7ff ff8e 	bl	800076c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000850:	4b05      	ldr	r3, [pc, #20]	; (8000868 <SysTick_Config+0x40>)
 8000852:	2200      	movs	r2, #0
 8000854:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000856:	4b04      	ldr	r3, [pc, #16]	; (8000868 <SysTick_Config+0x40>)
 8000858:	2207      	movs	r2, #7
 800085a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800085c:	2300      	movs	r3, #0
}
 800085e:	4618      	mov	r0, r3
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	e000e010 	.word	0xe000e010

0800086c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000874:	6878      	ldr	r0, [r7, #4]
 8000876:	f7ff ff47 	bl	8000708 <__NVIC_SetPriorityGrouping>
}
 800087a:	bf00      	nop
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}

08000882 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000882:	b580      	push	{r7, lr}
 8000884:	b086      	sub	sp, #24
 8000886:	af00      	add	r7, sp, #0
 8000888:	4603      	mov	r3, r0
 800088a:	60b9      	str	r1, [r7, #8]
 800088c:	607a      	str	r2, [r7, #4]
 800088e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000890:	2300      	movs	r3, #0
 8000892:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000894:	f7ff ff5c 	bl	8000750 <__NVIC_GetPriorityGrouping>
 8000898:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800089a:	687a      	ldr	r2, [r7, #4]
 800089c:	68b9      	ldr	r1, [r7, #8]
 800089e:	6978      	ldr	r0, [r7, #20]
 80008a0:	f7ff ff8e 	bl	80007c0 <NVIC_EncodePriority>
 80008a4:	4602      	mov	r2, r0
 80008a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008aa:	4611      	mov	r1, r2
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff ff5d 	bl	800076c <__NVIC_SetPriority>
}
 80008b2:	bf00      	nop
 80008b4:	3718      	adds	r7, #24
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}

080008ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	b082      	sub	sp, #8
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008c2:	6878      	ldr	r0, [r7, #4]
 80008c4:	f7ff ffb0 	bl	8000828 <SysTick_Config>
 80008c8:	4603      	mov	r3, r0
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
	...

080008d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b087      	sub	sp, #28
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008de:	2300      	movs	r3, #0
 80008e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008e2:	e154      	b.n	8000b8e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	681a      	ldr	r2, [r3, #0]
 80008e8:	2101      	movs	r1, #1
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	fa01 f303 	lsl.w	r3, r1, r3
 80008f0:	4013      	ands	r3, r2
 80008f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	f000 8146 	beq.w	8000b88 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	2b01      	cmp	r3, #1
 8000902:	d00b      	beq.n	800091c <HAL_GPIO_Init+0x48>
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	685b      	ldr	r3, [r3, #4]
 8000908:	2b02      	cmp	r3, #2
 800090a:	d007      	beq.n	800091c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000910:	2b11      	cmp	r3, #17
 8000912:	d003      	beq.n	800091c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	2b12      	cmp	r3, #18
 800091a:	d130      	bne.n	800097e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	689b      	ldr	r3, [r3, #8]
 8000920:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	2203      	movs	r2, #3
 8000928:	fa02 f303 	lsl.w	r3, r2, r3
 800092c:	43db      	mvns	r3, r3
 800092e:	693a      	ldr	r2, [r7, #16]
 8000930:	4013      	ands	r3, r2
 8000932:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	68da      	ldr	r2, [r3, #12]
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	005b      	lsls	r3, r3, #1
 800093c:	fa02 f303 	lsl.w	r3, r2, r3
 8000940:	693a      	ldr	r2, [r7, #16]
 8000942:	4313      	orrs	r3, r2
 8000944:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	693a      	ldr	r2, [r7, #16]
 800094a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000952:	2201      	movs	r2, #1
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	fa02 f303 	lsl.w	r3, r2, r3
 800095a:	43db      	mvns	r3, r3
 800095c:	693a      	ldr	r2, [r7, #16]
 800095e:	4013      	ands	r3, r2
 8000960:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	091b      	lsrs	r3, r3, #4
 8000968:	f003 0201 	and.w	r2, r3, #1
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	4313      	orrs	r3, r2
 8000976:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	68db      	ldr	r3, [r3, #12]
 8000982:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	2203      	movs	r2, #3
 800098a:	fa02 f303 	lsl.w	r3, r2, r3
 800098e:	43db      	mvns	r3, r3
 8000990:	693a      	ldr	r2, [r7, #16]
 8000992:	4013      	ands	r3, r2
 8000994:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	689a      	ldr	r2, [r3, #8]
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	005b      	lsls	r3, r3, #1
 800099e:	fa02 f303 	lsl.w	r3, r2, r3
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	4313      	orrs	r3, r2
 80009a6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	2b02      	cmp	r3, #2
 80009b4:	d003      	beq.n	80009be <HAL_GPIO_Init+0xea>
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	2b12      	cmp	r3, #18
 80009bc:	d123      	bne.n	8000a06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	08da      	lsrs	r2, r3, #3
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	3208      	adds	r2, #8
 80009c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	f003 0307 	and.w	r3, r3, #7
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	220f      	movs	r2, #15
 80009d6:	fa02 f303 	lsl.w	r3, r2, r3
 80009da:	43db      	mvns	r3, r3
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	4013      	ands	r3, r2
 80009e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	691a      	ldr	r2, [r3, #16]
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	f003 0307 	and.w	r3, r3, #7
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	fa02 f303 	lsl.w	r3, r2, r3
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	4313      	orrs	r3, r2
 80009f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	08da      	lsrs	r2, r3, #3
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	3208      	adds	r2, #8
 8000a00:	6939      	ldr	r1, [r7, #16]
 8000a02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	2203      	movs	r2, #3
 8000a12:	fa02 f303 	lsl.w	r3, r2, r3
 8000a16:	43db      	mvns	r3, r3
 8000a18:	693a      	ldr	r2, [r7, #16]
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	f003 0203 	and.w	r2, r3, #3
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	005b      	lsls	r3, r3, #1
 8000a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	4313      	orrs	r3, r2
 8000a32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	f000 80a0 	beq.w	8000b88 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a48:	4b58      	ldr	r3, [pc, #352]	; (8000bac <HAL_GPIO_Init+0x2d8>)
 8000a4a:	699b      	ldr	r3, [r3, #24]
 8000a4c:	4a57      	ldr	r2, [pc, #348]	; (8000bac <HAL_GPIO_Init+0x2d8>)
 8000a4e:	f043 0301 	orr.w	r3, r3, #1
 8000a52:	6193      	str	r3, [r2, #24]
 8000a54:	4b55      	ldr	r3, [pc, #340]	; (8000bac <HAL_GPIO_Init+0x2d8>)
 8000a56:	699b      	ldr	r3, [r3, #24]
 8000a58:	f003 0301 	and.w	r3, r3, #1
 8000a5c:	60bb      	str	r3, [r7, #8]
 8000a5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a60:	4a53      	ldr	r2, [pc, #332]	; (8000bb0 <HAL_GPIO_Init+0x2dc>)
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	089b      	lsrs	r3, r3, #2
 8000a66:	3302      	adds	r3, #2
 8000a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	f003 0303 	and.w	r3, r3, #3
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	220f      	movs	r2, #15
 8000a78:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7c:	43db      	mvns	r3, r3
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	4013      	ands	r3, r2
 8000a82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a8a:	d019      	beq.n	8000ac0 <HAL_GPIO_Init+0x1ec>
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	4a49      	ldr	r2, [pc, #292]	; (8000bb4 <HAL_GPIO_Init+0x2e0>)
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d013      	beq.n	8000abc <HAL_GPIO_Init+0x1e8>
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	4a48      	ldr	r2, [pc, #288]	; (8000bb8 <HAL_GPIO_Init+0x2e4>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d00d      	beq.n	8000ab8 <HAL_GPIO_Init+0x1e4>
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4a47      	ldr	r2, [pc, #284]	; (8000bbc <HAL_GPIO_Init+0x2e8>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d007      	beq.n	8000ab4 <HAL_GPIO_Init+0x1e0>
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	4a46      	ldr	r2, [pc, #280]	; (8000bc0 <HAL_GPIO_Init+0x2ec>)
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d101      	bne.n	8000ab0 <HAL_GPIO_Init+0x1dc>
 8000aac:	2304      	movs	r3, #4
 8000aae:	e008      	b.n	8000ac2 <HAL_GPIO_Init+0x1ee>
 8000ab0:	2305      	movs	r3, #5
 8000ab2:	e006      	b.n	8000ac2 <HAL_GPIO_Init+0x1ee>
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	e004      	b.n	8000ac2 <HAL_GPIO_Init+0x1ee>
 8000ab8:	2302      	movs	r3, #2
 8000aba:	e002      	b.n	8000ac2 <HAL_GPIO_Init+0x1ee>
 8000abc:	2301      	movs	r3, #1
 8000abe:	e000      	b.n	8000ac2 <HAL_GPIO_Init+0x1ee>
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	f002 0203 	and.w	r2, r2, #3
 8000ac8:	0092      	lsls	r2, r2, #2
 8000aca:	4093      	lsls	r3, r2
 8000acc:	693a      	ldr	r2, [r7, #16]
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ad2:	4937      	ldr	r1, [pc, #220]	; (8000bb0 <HAL_GPIO_Init+0x2dc>)
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	089b      	lsrs	r3, r3, #2
 8000ad8:	3302      	adds	r3, #2
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ae0:	4b38      	ldr	r3, [pc, #224]	; (8000bc4 <HAL_GPIO_Init+0x2f0>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	43db      	mvns	r3, r3
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	4013      	ands	r3, r2
 8000aee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d003      	beq.n	8000b04 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b04:	4a2f      	ldr	r2, [pc, #188]	; (8000bc4 <HAL_GPIO_Init+0x2f0>)
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b0a:	4b2e      	ldr	r3, [pc, #184]	; (8000bc4 <HAL_GPIO_Init+0x2f0>)
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	43db      	mvns	r3, r3
 8000b14:	693a      	ldr	r2, [r7, #16]
 8000b16:	4013      	ands	r3, r2
 8000b18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d003      	beq.n	8000b2e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b2e:	4a25      	ldr	r2, [pc, #148]	; (8000bc4 <HAL_GPIO_Init+0x2f0>)
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b34:	4b23      	ldr	r3, [pc, #140]	; (8000bc4 <HAL_GPIO_Init+0x2f0>)
 8000b36:	689b      	ldr	r3, [r3, #8]
 8000b38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	43db      	mvns	r3, r3
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	4013      	ands	r3, r2
 8000b42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d003      	beq.n	8000b58 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000b50:	693a      	ldr	r2, [r7, #16]
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b58:	4a1a      	ldr	r2, [pc, #104]	; (8000bc4 <HAL_GPIO_Init+0x2f0>)
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b5e:	4b19      	ldr	r3, [pc, #100]	; (8000bc4 <HAL_GPIO_Init+0x2f0>)
 8000b60:	68db      	ldr	r3, [r3, #12]
 8000b62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	43db      	mvns	r3, r3
 8000b68:	693a      	ldr	r2, [r7, #16]
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d003      	beq.n	8000b82 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b82:	4a10      	ldr	r2, [pc, #64]	; (8000bc4 <HAL_GPIO_Init+0x2f0>)
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	fa22 f303 	lsr.w	r3, r2, r3
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	f47f aea3 	bne.w	80008e4 <HAL_GPIO_Init+0x10>
  }
}
 8000b9e:	bf00      	nop
 8000ba0:	371c      	adds	r7, #28
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	40021000 	.word	0x40021000
 8000bb0:	40010000 	.word	0x40010000
 8000bb4:	48000400 	.word	0x48000400
 8000bb8:	48000800 	.word	0x48000800
 8000bbc:	48000c00 	.word	0x48000c00
 8000bc0:	48001000 	.word	0x48001000
 8000bc4:	40010400 	.word	0x40010400

08000bc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	807b      	strh	r3, [r7, #2]
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000bd8:	787b      	ldrb	r3, [r7, #1]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d003      	beq.n	8000be6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000bde:	887a      	ldrh	r2, [r7, #2]
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000be4:	e002      	b.n	8000bec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000be6:	887a      	ldrh	r2, [r7, #2]
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000bec:	bf00      	nop
 8000bee:	370c      	adds	r7, #12
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	460b      	mov	r3, r1
 8000c02:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	695b      	ldr	r3, [r3, #20]
 8000c08:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c0a:	887a      	ldrh	r2, [r7, #2]
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	4013      	ands	r3, r2
 8000c10:	041a      	lsls	r2, r3, #16
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	43d9      	mvns	r1, r3
 8000c16:	887b      	ldrh	r3, [r7, #2]
 8000c18:	400b      	ands	r3, r1
 8000c1a:	431a      	orrs	r2, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	619a      	str	r2, [r3, #24]
}
 8000c20:	bf00      	nop
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	1d3b      	adds	r3, r7, #4
 8000c36:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c38:	1d3b      	adds	r3, r7, #4
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d102      	bne.n	8000c46 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000c40:	2301      	movs	r3, #1
 8000c42:	f000 bef4 	b.w	8001a2e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c46:	1d3b      	adds	r3, r7, #4
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f003 0301 	and.w	r3, r3, #1
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	f000 816a 	beq.w	8000f2a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c56:	4bb3      	ldr	r3, [pc, #716]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	f003 030c 	and.w	r3, r3, #12
 8000c5e:	2b04      	cmp	r3, #4
 8000c60:	d00c      	beq.n	8000c7c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c62:	4bb0      	ldr	r3, [pc, #704]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	f003 030c 	and.w	r3, r3, #12
 8000c6a:	2b08      	cmp	r3, #8
 8000c6c:	d159      	bne.n	8000d22 <HAL_RCC_OscConfig+0xf6>
 8000c6e:	4bad      	ldr	r3, [pc, #692]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c7a:	d152      	bne.n	8000d22 <HAL_RCC_OscConfig+0xf6>
 8000c7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c80:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c84:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000c88:	fa93 f3a3 	rbit	r3, r3
 8000c8c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000c90:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c94:	fab3 f383 	clz	r3, r3
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	095b      	lsrs	r3, r3, #5
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	f043 0301 	orr.w	r3, r3, #1
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	2b01      	cmp	r3, #1
 8000ca6:	d102      	bne.n	8000cae <HAL_RCC_OscConfig+0x82>
 8000ca8:	4b9e      	ldr	r3, [pc, #632]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	e015      	b.n	8000cda <HAL_RCC_OscConfig+0xae>
 8000cae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cb2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cb6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000cba:	fa93 f3a3 	rbit	r3, r3
 8000cbe:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000cc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cc6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000cca:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000cce:	fa93 f3a3 	rbit	r3, r3
 8000cd2:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000cd6:	4b93      	ldr	r3, [pc, #588]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cda:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cde:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000ce2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000ce6:	fa92 f2a2 	rbit	r2, r2
 8000cea:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000cee:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000cf2:	fab2 f282 	clz	r2, r2
 8000cf6:	b2d2      	uxtb	r2, r2
 8000cf8:	f042 0220 	orr.w	r2, r2, #32
 8000cfc:	b2d2      	uxtb	r2, r2
 8000cfe:	f002 021f 	and.w	r2, r2, #31
 8000d02:	2101      	movs	r1, #1
 8000d04:	fa01 f202 	lsl.w	r2, r1, r2
 8000d08:	4013      	ands	r3, r2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	f000 810c 	beq.w	8000f28 <HAL_RCC_OscConfig+0x2fc>
 8000d10:	1d3b      	adds	r3, r7, #4
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	f040 8106 	bne.w	8000f28 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	f000 be86 	b.w	8001a2e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d22:	1d3b      	adds	r3, r7, #4
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d2c:	d106      	bne.n	8000d3c <HAL_RCC_OscConfig+0x110>
 8000d2e:	4b7d      	ldr	r3, [pc, #500]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a7c      	ldr	r2, [pc, #496]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d38:	6013      	str	r3, [r2, #0]
 8000d3a:	e030      	b.n	8000d9e <HAL_RCC_OscConfig+0x172>
 8000d3c:	1d3b      	adds	r3, r7, #4
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d10c      	bne.n	8000d60 <HAL_RCC_OscConfig+0x134>
 8000d46:	4b77      	ldr	r3, [pc, #476]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a76      	ldr	r2, [pc, #472]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d50:	6013      	str	r3, [r2, #0]
 8000d52:	4b74      	ldr	r3, [pc, #464]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a73      	ldr	r2, [pc, #460]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d5c:	6013      	str	r3, [r2, #0]
 8000d5e:	e01e      	b.n	8000d9e <HAL_RCC_OscConfig+0x172>
 8000d60:	1d3b      	adds	r3, r7, #4
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d6a:	d10c      	bne.n	8000d86 <HAL_RCC_OscConfig+0x15a>
 8000d6c:	4b6d      	ldr	r3, [pc, #436]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a6c      	ldr	r2, [pc, #432]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d72:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d76:	6013      	str	r3, [r2, #0]
 8000d78:	4b6a      	ldr	r3, [pc, #424]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a69      	ldr	r2, [pc, #420]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d82:	6013      	str	r3, [r2, #0]
 8000d84:	e00b      	b.n	8000d9e <HAL_RCC_OscConfig+0x172>
 8000d86:	4b67      	ldr	r3, [pc, #412]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a66      	ldr	r2, [pc, #408]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d90:	6013      	str	r3, [r2, #0]
 8000d92:	4b64      	ldr	r3, [pc, #400]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a63      	ldr	r2, [pc, #396]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000d98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d9c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d9e:	4b61      	ldr	r3, [pc, #388]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000da2:	f023 020f 	bic.w	r2, r3, #15
 8000da6:	1d3b      	adds	r3, r7, #4
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	495d      	ldr	r1, [pc, #372]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000dae:	4313      	orrs	r3, r2
 8000db0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d059      	beq.n	8000e70 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dbc:	f7ff fc76 	bl	80006ac <HAL_GetTick>
 8000dc0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dc4:	e00a      	b.n	8000ddc <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dc6:	f7ff fc71 	bl	80006ac <HAL_GetTick>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	2b64      	cmp	r3, #100	; 0x64
 8000dd4:	d902      	bls.n	8000ddc <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	f000 be29 	b.w	8001a2e <HAL_RCC_OscConfig+0xe02>
 8000ddc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000de0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000de8:	fa93 f3a3 	rbit	r3, r3
 8000dec:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000df0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000df4:	fab3 f383 	clz	r3, r3
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	095b      	lsrs	r3, r3, #5
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	f043 0301 	orr.w	r3, r3, #1
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d102      	bne.n	8000e0e <HAL_RCC_OscConfig+0x1e2>
 8000e08:	4b46      	ldr	r3, [pc, #280]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	e015      	b.n	8000e3a <HAL_RCC_OscConfig+0x20e>
 8000e0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e12:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e16:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000e1a:	fa93 f3a3 	rbit	r3, r3
 8000e1e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000e22:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e26:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000e2a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000e2e:	fa93 f3a3 	rbit	r3, r3
 8000e32:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000e36:	4b3b      	ldr	r3, [pc, #236]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e3a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e3e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000e42:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000e46:	fa92 f2a2 	rbit	r2, r2
 8000e4a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000e4e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000e52:	fab2 f282 	clz	r2, r2
 8000e56:	b2d2      	uxtb	r2, r2
 8000e58:	f042 0220 	orr.w	r2, r2, #32
 8000e5c:	b2d2      	uxtb	r2, r2
 8000e5e:	f002 021f 	and.w	r2, r2, #31
 8000e62:	2101      	movs	r1, #1
 8000e64:	fa01 f202 	lsl.w	r2, r1, r2
 8000e68:	4013      	ands	r3, r2
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d0ab      	beq.n	8000dc6 <HAL_RCC_OscConfig+0x19a>
 8000e6e:	e05c      	b.n	8000f2a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e70:	f7ff fc1c 	bl	80006ac <HAL_GetTick>
 8000e74:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e78:	e00a      	b.n	8000e90 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e7a:	f7ff fc17 	bl	80006ac <HAL_GetTick>
 8000e7e:	4602      	mov	r2, r0
 8000e80:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e84:	1ad3      	subs	r3, r2, r3
 8000e86:	2b64      	cmp	r3, #100	; 0x64
 8000e88:	d902      	bls.n	8000e90 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	f000 bdcf 	b.w	8001a2e <HAL_RCC_OscConfig+0xe02>
 8000e90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e94:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e98:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000e9c:	fa93 f3a3 	rbit	r3, r3
 8000ea0:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000ea4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ea8:	fab3 f383 	clz	r3, r3
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	095b      	lsrs	r3, r3, #5
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	f043 0301 	orr.w	r3, r3, #1
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d102      	bne.n	8000ec2 <HAL_RCC_OscConfig+0x296>
 8000ebc:	4b19      	ldr	r3, [pc, #100]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	e015      	b.n	8000eee <HAL_RCC_OscConfig+0x2c2>
 8000ec2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ec6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eca:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000ece:	fa93 f3a3 	rbit	r3, r3
 8000ed2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000ed6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eda:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000ede:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000ee2:	fa93 f3a3 	rbit	r3, r3
 8000ee6:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000eea:	4b0e      	ldr	r3, [pc, #56]	; (8000f24 <HAL_RCC_OscConfig+0x2f8>)
 8000eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ef2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000ef6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000efa:	fa92 f2a2 	rbit	r2, r2
 8000efe:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000f02:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000f06:	fab2 f282 	clz	r2, r2
 8000f0a:	b2d2      	uxtb	r2, r2
 8000f0c:	f042 0220 	orr.w	r2, r2, #32
 8000f10:	b2d2      	uxtb	r2, r2
 8000f12:	f002 021f 	and.w	r2, r2, #31
 8000f16:	2101      	movs	r1, #1
 8000f18:	fa01 f202 	lsl.w	r2, r1, r2
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d1ab      	bne.n	8000e7a <HAL_RCC_OscConfig+0x24e>
 8000f22:	e002      	b.n	8000f2a <HAL_RCC_OscConfig+0x2fe>
 8000f24:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f003 0302 	and.w	r3, r3, #2
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	f000 816f 	beq.w	8001218 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f3a:	4bd0      	ldr	r3, [pc, #832]	; (800127c <HAL_RCC_OscConfig+0x650>)
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f003 030c 	and.w	r3, r3, #12
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d00b      	beq.n	8000f5e <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f46:	4bcd      	ldr	r3, [pc, #820]	; (800127c <HAL_RCC_OscConfig+0x650>)
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f003 030c 	and.w	r3, r3, #12
 8000f4e:	2b08      	cmp	r3, #8
 8000f50:	d16c      	bne.n	800102c <HAL_RCC_OscConfig+0x400>
 8000f52:	4bca      	ldr	r3, [pc, #808]	; (800127c <HAL_RCC_OscConfig+0x650>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d166      	bne.n	800102c <HAL_RCC_OscConfig+0x400>
 8000f5e:	2302      	movs	r3, #2
 8000f60:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f64:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000f68:	fa93 f3a3 	rbit	r3, r3
 8000f6c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000f70:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f74:	fab3 f383 	clz	r3, r3
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	095b      	lsrs	r3, r3, #5
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	f043 0301 	orr.w	r3, r3, #1
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d102      	bne.n	8000f8e <HAL_RCC_OscConfig+0x362>
 8000f88:	4bbc      	ldr	r3, [pc, #752]	; (800127c <HAL_RCC_OscConfig+0x650>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	e013      	b.n	8000fb6 <HAL_RCC_OscConfig+0x38a>
 8000f8e:	2302      	movs	r3, #2
 8000f90:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f94:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000f98:	fa93 f3a3 	rbit	r3, r3
 8000f9c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000fa6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000faa:	fa93 f3a3 	rbit	r3, r3
 8000fae:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000fb2:	4bb2      	ldr	r3, [pc, #712]	; (800127c <HAL_RCC_OscConfig+0x650>)
 8000fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb6:	2202      	movs	r2, #2
 8000fb8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000fbc:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000fc0:	fa92 f2a2 	rbit	r2, r2
 8000fc4:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000fc8:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000fcc:	fab2 f282 	clz	r2, r2
 8000fd0:	b2d2      	uxtb	r2, r2
 8000fd2:	f042 0220 	orr.w	r2, r2, #32
 8000fd6:	b2d2      	uxtb	r2, r2
 8000fd8:	f002 021f 	and.w	r2, r2, #31
 8000fdc:	2101      	movs	r1, #1
 8000fde:	fa01 f202 	lsl.w	r2, r1, r2
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d007      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x3cc>
 8000fe8:	1d3b      	adds	r3, r7, #4
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	691b      	ldr	r3, [r3, #16]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d002      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	f000 bd1b 	b.w	8001a2e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ff8:	4ba0      	ldr	r3, [pc, #640]	; (800127c <HAL_RCC_OscConfig+0x650>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	695b      	ldr	r3, [r3, #20]
 8001006:	21f8      	movs	r1, #248	; 0xf8
 8001008:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800100c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001010:	fa91 f1a1 	rbit	r1, r1
 8001014:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001018:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800101c:	fab1 f181 	clz	r1, r1
 8001020:	b2c9      	uxtb	r1, r1
 8001022:	408b      	lsls	r3, r1
 8001024:	4995      	ldr	r1, [pc, #596]	; (800127c <HAL_RCC_OscConfig+0x650>)
 8001026:	4313      	orrs	r3, r2
 8001028:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800102a:	e0f5      	b.n	8001218 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800102c:	1d3b      	adds	r3, r7, #4
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	691b      	ldr	r3, [r3, #16]
 8001032:	2b00      	cmp	r3, #0
 8001034:	f000 8085 	beq.w	8001142 <HAL_RCC_OscConfig+0x516>
 8001038:	2301      	movs	r3, #1
 800103a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800103e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001042:	fa93 f3a3 	rbit	r3, r3
 8001046:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800104a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800104e:	fab3 f383 	clz	r3, r3
 8001052:	b2db      	uxtb	r3, r3
 8001054:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001058:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	461a      	mov	r2, r3
 8001060:	2301      	movs	r3, #1
 8001062:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001064:	f7ff fb22 	bl	80006ac <HAL_GetTick>
 8001068:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800106c:	e00a      	b.n	8001084 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800106e:	f7ff fb1d 	bl	80006ac <HAL_GetTick>
 8001072:	4602      	mov	r2, r0
 8001074:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	2b02      	cmp	r3, #2
 800107c:	d902      	bls.n	8001084 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800107e:	2303      	movs	r3, #3
 8001080:	f000 bcd5 	b.w	8001a2e <HAL_RCC_OscConfig+0xe02>
 8001084:	2302      	movs	r3, #2
 8001086:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800108a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800108e:	fa93 f3a3 	rbit	r3, r3
 8001092:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001096:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800109a:	fab3 f383 	clz	r3, r3
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	095b      	lsrs	r3, r3, #5
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	f043 0301 	orr.w	r3, r3, #1
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d102      	bne.n	80010b4 <HAL_RCC_OscConfig+0x488>
 80010ae:	4b73      	ldr	r3, [pc, #460]	; (800127c <HAL_RCC_OscConfig+0x650>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	e013      	b.n	80010dc <HAL_RCC_OscConfig+0x4b0>
 80010b4:	2302      	movs	r3, #2
 80010b6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ba:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80010be:	fa93 f3a3 	rbit	r3, r3
 80010c2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80010c6:	2302      	movs	r3, #2
 80010c8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80010cc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80010d0:	fa93 f3a3 	rbit	r3, r3
 80010d4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80010d8:	4b68      	ldr	r3, [pc, #416]	; (800127c <HAL_RCC_OscConfig+0x650>)
 80010da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010dc:	2202      	movs	r2, #2
 80010de:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80010e2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80010e6:	fa92 f2a2 	rbit	r2, r2
 80010ea:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80010ee:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80010f2:	fab2 f282 	clz	r2, r2
 80010f6:	b2d2      	uxtb	r2, r2
 80010f8:	f042 0220 	orr.w	r2, r2, #32
 80010fc:	b2d2      	uxtb	r2, r2
 80010fe:	f002 021f 	and.w	r2, r2, #31
 8001102:	2101      	movs	r1, #1
 8001104:	fa01 f202 	lsl.w	r2, r1, r2
 8001108:	4013      	ands	r3, r2
 800110a:	2b00      	cmp	r3, #0
 800110c:	d0af      	beq.n	800106e <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800110e:	4b5b      	ldr	r3, [pc, #364]	; (800127c <HAL_RCC_OscConfig+0x650>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001116:	1d3b      	adds	r3, r7, #4
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	695b      	ldr	r3, [r3, #20]
 800111c:	21f8      	movs	r1, #248	; 0xf8
 800111e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001122:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001126:	fa91 f1a1 	rbit	r1, r1
 800112a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800112e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001132:	fab1 f181 	clz	r1, r1
 8001136:	b2c9      	uxtb	r1, r1
 8001138:	408b      	lsls	r3, r1
 800113a:	4950      	ldr	r1, [pc, #320]	; (800127c <HAL_RCC_OscConfig+0x650>)
 800113c:	4313      	orrs	r3, r2
 800113e:	600b      	str	r3, [r1, #0]
 8001140:	e06a      	b.n	8001218 <HAL_RCC_OscConfig+0x5ec>
 8001142:	2301      	movs	r3, #1
 8001144:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001148:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800114c:	fa93 f3a3 	rbit	r3, r3
 8001150:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001154:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001158:	fab3 f383 	clz	r3, r3
 800115c:	b2db      	uxtb	r3, r3
 800115e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001162:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	461a      	mov	r2, r3
 800116a:	2300      	movs	r3, #0
 800116c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800116e:	f7ff fa9d 	bl	80006ac <HAL_GetTick>
 8001172:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001176:	e00a      	b.n	800118e <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001178:	f7ff fa98 	bl	80006ac <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	2b02      	cmp	r3, #2
 8001186:	d902      	bls.n	800118e <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8001188:	2303      	movs	r3, #3
 800118a:	f000 bc50 	b.w	8001a2e <HAL_RCC_OscConfig+0xe02>
 800118e:	2302      	movs	r3, #2
 8001190:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001194:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001198:	fa93 f3a3 	rbit	r3, r3
 800119c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80011a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011a4:	fab3 f383 	clz	r3, r3
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	095b      	lsrs	r3, r3, #5
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	f043 0301 	orr.w	r3, r3, #1
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d102      	bne.n	80011be <HAL_RCC_OscConfig+0x592>
 80011b8:	4b30      	ldr	r3, [pc, #192]	; (800127c <HAL_RCC_OscConfig+0x650>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	e013      	b.n	80011e6 <HAL_RCC_OscConfig+0x5ba>
 80011be:	2302      	movs	r3, #2
 80011c0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80011c8:	fa93 f3a3 	rbit	r3, r3
 80011cc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80011d0:	2302      	movs	r3, #2
 80011d2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80011d6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80011da:	fa93 f3a3 	rbit	r3, r3
 80011de:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80011e2:	4b26      	ldr	r3, [pc, #152]	; (800127c <HAL_RCC_OscConfig+0x650>)
 80011e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e6:	2202      	movs	r2, #2
 80011e8:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80011ec:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80011f0:	fa92 f2a2 	rbit	r2, r2
 80011f4:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80011f8:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80011fc:	fab2 f282 	clz	r2, r2
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	f042 0220 	orr.w	r2, r2, #32
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	f002 021f 	and.w	r2, r2, #31
 800120c:	2101      	movs	r1, #1
 800120e:	fa01 f202 	lsl.w	r2, r1, r2
 8001212:	4013      	ands	r3, r2
 8001214:	2b00      	cmp	r3, #0
 8001216:	d1af      	bne.n	8001178 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 0308 	and.w	r3, r3, #8
 8001222:	2b00      	cmp	r3, #0
 8001224:	f000 80da 	beq.w	80013dc <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001228:	1d3b      	adds	r3, r7, #4
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	699b      	ldr	r3, [r3, #24]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d069      	beq.n	8001306 <HAL_RCC_OscConfig+0x6da>
 8001232:	2301      	movs	r3, #1
 8001234:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001238:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800123c:	fa93 f3a3 	rbit	r3, r3
 8001240:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001244:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001248:	fab3 f383 	clz	r3, r3
 800124c:	b2db      	uxtb	r3, r3
 800124e:	461a      	mov	r2, r3
 8001250:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <HAL_RCC_OscConfig+0x654>)
 8001252:	4413      	add	r3, r2
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	461a      	mov	r2, r3
 8001258:	2301      	movs	r3, #1
 800125a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800125c:	f7ff fa26 	bl	80006ac <HAL_GetTick>
 8001260:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001264:	e00e      	b.n	8001284 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001266:	f7ff fa21 	bl	80006ac <HAL_GetTick>
 800126a:	4602      	mov	r2, r0
 800126c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b02      	cmp	r3, #2
 8001274:	d906      	bls.n	8001284 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e3d9      	b.n	8001a2e <HAL_RCC_OscConfig+0xe02>
 800127a:	bf00      	nop
 800127c:	40021000 	.word	0x40021000
 8001280:	10908120 	.word	0x10908120
 8001284:	2302      	movs	r3, #2
 8001286:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800128a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800128e:	fa93 f3a3 	rbit	r3, r3
 8001292:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001296:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800129a:	2202      	movs	r2, #2
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	fa93 f2a3 	rbit	r2, r3
 80012a8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80012b2:	2202      	movs	r2, #2
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	fa93 f2a3 	rbit	r2, r3
 80012c0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80012c4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012c6:	4ba5      	ldr	r3, [pc, #660]	; (800155c <HAL_RCC_OscConfig+0x930>)
 80012c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012ca:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80012ce:	2102      	movs	r1, #2
 80012d0:	6019      	str	r1, [r3, #0]
 80012d2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	fa93 f1a3 	rbit	r1, r3
 80012dc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80012e0:	6019      	str	r1, [r3, #0]
  return result;
 80012e2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	fab3 f383 	clz	r3, r3
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	f003 031f 	and.w	r3, r3, #31
 80012f8:	2101      	movs	r1, #1
 80012fa:	fa01 f303 	lsl.w	r3, r1, r3
 80012fe:	4013      	ands	r3, r2
 8001300:	2b00      	cmp	r3, #0
 8001302:	d0b0      	beq.n	8001266 <HAL_RCC_OscConfig+0x63a>
 8001304:	e06a      	b.n	80013dc <HAL_RCC_OscConfig+0x7b0>
 8001306:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800130a:	2201      	movs	r2, #1
 800130c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800130e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	fa93 f2a3 	rbit	r2, r3
 8001318:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800131c:	601a      	str	r2, [r3, #0]
  return result;
 800131e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001322:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001324:	fab3 f383 	clz	r3, r3
 8001328:	b2db      	uxtb	r3, r3
 800132a:	461a      	mov	r2, r3
 800132c:	4b8c      	ldr	r3, [pc, #560]	; (8001560 <HAL_RCC_OscConfig+0x934>)
 800132e:	4413      	add	r3, r2
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	461a      	mov	r2, r3
 8001334:	2300      	movs	r3, #0
 8001336:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001338:	f7ff f9b8 	bl	80006ac <HAL_GetTick>
 800133c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001340:	e009      	b.n	8001356 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001342:	f7ff f9b3 	bl	80006ac <HAL_GetTick>
 8001346:	4602      	mov	r2, r0
 8001348:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	2b02      	cmp	r3, #2
 8001350:	d901      	bls.n	8001356 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e36b      	b.n	8001a2e <HAL_RCC_OscConfig+0xe02>
 8001356:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800135a:	2202      	movs	r2, #2
 800135c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800135e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	fa93 f2a3 	rbit	r2, r3
 8001368:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001372:	2202      	movs	r2, #2
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	fa93 f2a3 	rbit	r2, r3
 8001380:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800138a:	2202      	movs	r2, #2
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	fa93 f2a3 	rbit	r2, r3
 8001398:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800139c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800139e:	4b6f      	ldr	r3, [pc, #444]	; (800155c <HAL_RCC_OscConfig+0x930>)
 80013a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013a2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80013a6:	2102      	movs	r1, #2
 80013a8:	6019      	str	r1, [r3, #0]
 80013aa:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	fa93 f1a3 	rbit	r1, r3
 80013b4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80013b8:	6019      	str	r1, [r3, #0]
  return result;
 80013ba:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	fab3 f383 	clz	r3, r3
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	f003 031f 	and.w	r3, r3, #31
 80013d0:	2101      	movs	r1, #1
 80013d2:	fa01 f303 	lsl.w	r3, r1, r3
 80013d6:	4013      	ands	r3, r2
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d1b2      	bne.n	8001342 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0304 	and.w	r3, r3, #4
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	f000 8158 	beq.w	800169c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013f2:	4b5a      	ldr	r3, [pc, #360]	; (800155c <HAL_RCC_OscConfig+0x930>)
 80013f4:	69db      	ldr	r3, [r3, #28]
 80013f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d112      	bne.n	8001424 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013fe:	4b57      	ldr	r3, [pc, #348]	; (800155c <HAL_RCC_OscConfig+0x930>)
 8001400:	69db      	ldr	r3, [r3, #28]
 8001402:	4a56      	ldr	r2, [pc, #344]	; (800155c <HAL_RCC_OscConfig+0x930>)
 8001404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001408:	61d3      	str	r3, [r2, #28]
 800140a:	4b54      	ldr	r3, [pc, #336]	; (800155c <HAL_RCC_OscConfig+0x930>)
 800140c:	69db      	ldr	r3, [r3, #28]
 800140e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001412:	f107 0308 	add.w	r3, r7, #8
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	f107 0308 	add.w	r3, r7, #8
 800141c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800141e:	2301      	movs	r3, #1
 8001420:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001424:	4b4f      	ldr	r3, [pc, #316]	; (8001564 <HAL_RCC_OscConfig+0x938>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800142c:	2b00      	cmp	r3, #0
 800142e:	d11a      	bne.n	8001466 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001430:	4b4c      	ldr	r3, [pc, #304]	; (8001564 <HAL_RCC_OscConfig+0x938>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a4b      	ldr	r2, [pc, #300]	; (8001564 <HAL_RCC_OscConfig+0x938>)
 8001436:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800143a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800143c:	f7ff f936 	bl	80006ac <HAL_GetTick>
 8001440:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001444:	e009      	b.n	800145a <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001446:	f7ff f931 	bl	80006ac <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	2b64      	cmp	r3, #100	; 0x64
 8001454:	d901      	bls.n	800145a <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e2e9      	b.n	8001a2e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800145a:	4b42      	ldr	r3, [pc, #264]	; (8001564 <HAL_RCC_OscConfig+0x938>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001462:	2b00      	cmp	r3, #0
 8001464:	d0ef      	beq.n	8001446 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d106      	bne.n	800147e <HAL_RCC_OscConfig+0x852>
 8001470:	4b3a      	ldr	r3, [pc, #232]	; (800155c <HAL_RCC_OscConfig+0x930>)
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	4a39      	ldr	r2, [pc, #228]	; (800155c <HAL_RCC_OscConfig+0x930>)
 8001476:	f043 0301 	orr.w	r3, r3, #1
 800147a:	6213      	str	r3, [r2, #32]
 800147c:	e02f      	b.n	80014de <HAL_RCC_OscConfig+0x8b2>
 800147e:	1d3b      	adds	r3, r7, #4
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d10c      	bne.n	80014a2 <HAL_RCC_OscConfig+0x876>
 8001488:	4b34      	ldr	r3, [pc, #208]	; (800155c <HAL_RCC_OscConfig+0x930>)
 800148a:	6a1b      	ldr	r3, [r3, #32]
 800148c:	4a33      	ldr	r2, [pc, #204]	; (800155c <HAL_RCC_OscConfig+0x930>)
 800148e:	f023 0301 	bic.w	r3, r3, #1
 8001492:	6213      	str	r3, [r2, #32]
 8001494:	4b31      	ldr	r3, [pc, #196]	; (800155c <HAL_RCC_OscConfig+0x930>)
 8001496:	6a1b      	ldr	r3, [r3, #32]
 8001498:	4a30      	ldr	r2, [pc, #192]	; (800155c <HAL_RCC_OscConfig+0x930>)
 800149a:	f023 0304 	bic.w	r3, r3, #4
 800149e:	6213      	str	r3, [r2, #32]
 80014a0:	e01d      	b.n	80014de <HAL_RCC_OscConfig+0x8b2>
 80014a2:	1d3b      	adds	r3, r7, #4
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	2b05      	cmp	r3, #5
 80014aa:	d10c      	bne.n	80014c6 <HAL_RCC_OscConfig+0x89a>
 80014ac:	4b2b      	ldr	r3, [pc, #172]	; (800155c <HAL_RCC_OscConfig+0x930>)
 80014ae:	6a1b      	ldr	r3, [r3, #32]
 80014b0:	4a2a      	ldr	r2, [pc, #168]	; (800155c <HAL_RCC_OscConfig+0x930>)
 80014b2:	f043 0304 	orr.w	r3, r3, #4
 80014b6:	6213      	str	r3, [r2, #32]
 80014b8:	4b28      	ldr	r3, [pc, #160]	; (800155c <HAL_RCC_OscConfig+0x930>)
 80014ba:	6a1b      	ldr	r3, [r3, #32]
 80014bc:	4a27      	ldr	r2, [pc, #156]	; (800155c <HAL_RCC_OscConfig+0x930>)
 80014be:	f043 0301 	orr.w	r3, r3, #1
 80014c2:	6213      	str	r3, [r2, #32]
 80014c4:	e00b      	b.n	80014de <HAL_RCC_OscConfig+0x8b2>
 80014c6:	4b25      	ldr	r3, [pc, #148]	; (800155c <HAL_RCC_OscConfig+0x930>)
 80014c8:	6a1b      	ldr	r3, [r3, #32]
 80014ca:	4a24      	ldr	r2, [pc, #144]	; (800155c <HAL_RCC_OscConfig+0x930>)
 80014cc:	f023 0301 	bic.w	r3, r3, #1
 80014d0:	6213      	str	r3, [r2, #32]
 80014d2:	4b22      	ldr	r3, [pc, #136]	; (800155c <HAL_RCC_OscConfig+0x930>)
 80014d4:	6a1b      	ldr	r3, [r3, #32]
 80014d6:	4a21      	ldr	r2, [pc, #132]	; (800155c <HAL_RCC_OscConfig+0x930>)
 80014d8:	f023 0304 	bic.w	r3, r3, #4
 80014dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014de:	1d3b      	adds	r3, r7, #4
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d06b      	beq.n	80015c0 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014e8:	f7ff f8e0 	bl	80006ac <HAL_GetTick>
 80014ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014f0:	e00b      	b.n	800150a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014f2:	f7ff f8db 	bl	80006ac <HAL_GetTick>
 80014f6:	4602      	mov	r2, r0
 80014f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001502:	4293      	cmp	r3, r2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e291      	b.n	8001a2e <HAL_RCC_OscConfig+0xe02>
 800150a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800150e:	2202      	movs	r2, #2
 8001510:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001512:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	fa93 f2a3 	rbit	r2, r3
 800151c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001526:	2202      	movs	r2, #2
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	fa93 f2a3 	rbit	r2, r3
 8001534:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001538:	601a      	str	r2, [r3, #0]
  return result;
 800153a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800153e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001540:	fab3 f383 	clz	r3, r3
 8001544:	b2db      	uxtb	r3, r3
 8001546:	095b      	lsrs	r3, r3, #5
 8001548:	b2db      	uxtb	r3, r3
 800154a:	f043 0302 	orr.w	r3, r3, #2
 800154e:	b2db      	uxtb	r3, r3
 8001550:	2b02      	cmp	r3, #2
 8001552:	d109      	bne.n	8001568 <HAL_RCC_OscConfig+0x93c>
 8001554:	4b01      	ldr	r3, [pc, #4]	; (800155c <HAL_RCC_OscConfig+0x930>)
 8001556:	6a1b      	ldr	r3, [r3, #32]
 8001558:	e014      	b.n	8001584 <HAL_RCC_OscConfig+0x958>
 800155a:	bf00      	nop
 800155c:	40021000 	.word	0x40021000
 8001560:	10908120 	.word	0x10908120
 8001564:	40007000 	.word	0x40007000
 8001568:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800156c:	2202      	movs	r2, #2
 800156e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001570:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	fa93 f2a3 	rbit	r2, r3
 800157a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	4bbb      	ldr	r3, [pc, #748]	; (8001870 <HAL_RCC_OscConfig+0xc44>)
 8001582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001584:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001588:	2102      	movs	r1, #2
 800158a:	6011      	str	r1, [r2, #0]
 800158c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001590:	6812      	ldr	r2, [r2, #0]
 8001592:	fa92 f1a2 	rbit	r1, r2
 8001596:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800159a:	6011      	str	r1, [r2, #0]
  return result;
 800159c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80015a0:	6812      	ldr	r2, [r2, #0]
 80015a2:	fab2 f282 	clz	r2, r2
 80015a6:	b2d2      	uxtb	r2, r2
 80015a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015ac:	b2d2      	uxtb	r2, r2
 80015ae:	f002 021f 	and.w	r2, r2, #31
 80015b2:	2101      	movs	r1, #1
 80015b4:	fa01 f202 	lsl.w	r2, r1, r2
 80015b8:	4013      	ands	r3, r2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d099      	beq.n	80014f2 <HAL_RCC_OscConfig+0x8c6>
 80015be:	e063      	b.n	8001688 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015c0:	f7ff f874 	bl	80006ac <HAL_GetTick>
 80015c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015c8:	e00b      	b.n	80015e2 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015ca:	f7ff f86f 	bl	80006ac <HAL_GetTick>
 80015ce:	4602      	mov	r2, r0
 80015d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80015da:	4293      	cmp	r3, r2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e225      	b.n	8001a2e <HAL_RCC_OscConfig+0xe02>
 80015e2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80015e6:	2202      	movs	r2, #2
 80015e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ea:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	fa93 f2a3 	rbit	r2, r3
 80015f4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80015fe:	2202      	movs	r2, #2
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	fa93 f2a3 	rbit	r2, r3
 800160c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001610:	601a      	str	r2, [r3, #0]
  return result;
 8001612:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001616:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001618:	fab3 f383 	clz	r3, r3
 800161c:	b2db      	uxtb	r3, r3
 800161e:	095b      	lsrs	r3, r3, #5
 8001620:	b2db      	uxtb	r3, r3
 8001622:	f043 0302 	orr.w	r3, r3, #2
 8001626:	b2db      	uxtb	r3, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d102      	bne.n	8001632 <HAL_RCC_OscConfig+0xa06>
 800162c:	4b90      	ldr	r3, [pc, #576]	; (8001870 <HAL_RCC_OscConfig+0xc44>)
 800162e:	6a1b      	ldr	r3, [r3, #32]
 8001630:	e00d      	b.n	800164e <HAL_RCC_OscConfig+0xa22>
 8001632:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001636:	2202      	movs	r2, #2
 8001638:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800163a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	fa93 f2a3 	rbit	r2, r3
 8001644:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	4b89      	ldr	r3, [pc, #548]	; (8001870 <HAL_RCC_OscConfig+0xc44>)
 800164c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001652:	2102      	movs	r1, #2
 8001654:	6011      	str	r1, [r2, #0]
 8001656:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	fa92 f1a2 	rbit	r1, r2
 8001660:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001664:	6011      	str	r1, [r2, #0]
  return result;
 8001666:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800166a:	6812      	ldr	r2, [r2, #0]
 800166c:	fab2 f282 	clz	r2, r2
 8001670:	b2d2      	uxtb	r2, r2
 8001672:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	f002 021f 	and.w	r2, r2, #31
 800167c:	2101      	movs	r1, #1
 800167e:	fa01 f202 	lsl.w	r2, r1, r2
 8001682:	4013      	ands	r3, r2
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1a0      	bne.n	80015ca <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001688:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800168c:	2b01      	cmp	r3, #1
 800168e:	d105      	bne.n	800169c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001690:	4b77      	ldr	r3, [pc, #476]	; (8001870 <HAL_RCC_OscConfig+0xc44>)
 8001692:	69db      	ldr	r3, [r3, #28]
 8001694:	4a76      	ldr	r2, [pc, #472]	; (8001870 <HAL_RCC_OscConfig+0xc44>)
 8001696:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800169a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800169c:	1d3b      	adds	r3, r7, #4
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	69db      	ldr	r3, [r3, #28]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	f000 81c2 	beq.w	8001a2c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016a8:	4b71      	ldr	r3, [pc, #452]	; (8001870 <HAL_RCC_OscConfig+0xc44>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f003 030c 	and.w	r3, r3, #12
 80016b0:	2b08      	cmp	r3, #8
 80016b2:	f000 819c 	beq.w	80019ee <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016b6:	1d3b      	adds	r3, r7, #4
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	69db      	ldr	r3, [r3, #28]
 80016bc:	2b02      	cmp	r3, #2
 80016be:	f040 8114 	bne.w	80018ea <HAL_RCC_OscConfig+0xcbe>
 80016c2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80016c6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80016ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016cc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	fa93 f2a3 	rbit	r2, r3
 80016d6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80016da:	601a      	str	r2, [r3, #0]
  return result;
 80016dc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80016e0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016e2:	fab3 f383 	clz	r3, r3
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016ec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	461a      	mov	r2, r3
 80016f4:	2300      	movs	r3, #0
 80016f6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f8:	f7fe ffd8 	bl	80006ac <HAL_GetTick>
 80016fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001700:	e009      	b.n	8001716 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001702:	f7fe ffd3 	bl	80006ac <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b02      	cmp	r3, #2
 8001710:	d901      	bls.n	8001716 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e18b      	b.n	8001a2e <HAL_RCC_OscConfig+0xe02>
 8001716:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800171a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800171e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001720:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	fa93 f2a3 	rbit	r2, r3
 800172a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800172e:	601a      	str	r2, [r3, #0]
  return result;
 8001730:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001734:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001736:	fab3 f383 	clz	r3, r3
 800173a:	b2db      	uxtb	r3, r3
 800173c:	095b      	lsrs	r3, r3, #5
 800173e:	b2db      	uxtb	r3, r3
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	b2db      	uxtb	r3, r3
 8001746:	2b01      	cmp	r3, #1
 8001748:	d102      	bne.n	8001750 <HAL_RCC_OscConfig+0xb24>
 800174a:	4b49      	ldr	r3, [pc, #292]	; (8001870 <HAL_RCC_OscConfig+0xc44>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	e01b      	b.n	8001788 <HAL_RCC_OscConfig+0xb5c>
 8001750:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001754:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001758:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800175a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	fa93 f2a3 	rbit	r2, r3
 8001764:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800176e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	fa93 f2a3 	rbit	r2, r3
 800177e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	4b3a      	ldr	r3, [pc, #232]	; (8001870 <HAL_RCC_OscConfig+0xc44>)
 8001786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001788:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800178c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001790:	6011      	str	r1, [r2, #0]
 8001792:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001796:	6812      	ldr	r2, [r2, #0]
 8001798:	fa92 f1a2 	rbit	r1, r2
 800179c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80017a0:	6011      	str	r1, [r2, #0]
  return result;
 80017a2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80017a6:	6812      	ldr	r2, [r2, #0]
 80017a8:	fab2 f282 	clz	r2, r2
 80017ac:	b2d2      	uxtb	r2, r2
 80017ae:	f042 0220 	orr.w	r2, r2, #32
 80017b2:	b2d2      	uxtb	r2, r2
 80017b4:	f002 021f 	and.w	r2, r2, #31
 80017b8:	2101      	movs	r1, #1
 80017ba:	fa01 f202 	lsl.w	r2, r1, r2
 80017be:	4013      	ands	r3, r2
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d19e      	bne.n	8001702 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017c4:	4b2a      	ldr	r3, [pc, #168]	; (8001870 <HAL_RCC_OscConfig+0xc44>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80017cc:	1d3b      	adds	r3, r7, #4
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	6a1b      	ldr	r3, [r3, #32]
 80017d8:	430b      	orrs	r3, r1
 80017da:	4925      	ldr	r1, [pc, #148]	; (8001870 <HAL_RCC_OscConfig+0xc44>)
 80017dc:	4313      	orrs	r3, r2
 80017de:	604b      	str	r3, [r1, #4]
 80017e0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ea:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	fa93 f2a3 	rbit	r2, r3
 80017f4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017f8:	601a      	str	r2, [r3, #0]
  return result;
 80017fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017fe:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001800:	fab3 f383 	clz	r3, r3
 8001804:	b2db      	uxtb	r3, r3
 8001806:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800180a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	461a      	mov	r2, r3
 8001812:	2301      	movs	r3, #1
 8001814:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001816:	f7fe ff49 	bl	80006ac <HAL_GetTick>
 800181a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800181e:	e009      	b.n	8001834 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001820:	f7fe ff44 	bl	80006ac <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e0fc      	b.n	8001a2e <HAL_RCC_OscConfig+0xe02>
 8001834:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001838:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800183c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800183e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	fa93 f2a3 	rbit	r2, r3
 8001848:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800184c:	601a      	str	r2, [r3, #0]
  return result;
 800184e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001852:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001854:	fab3 f383 	clz	r3, r3
 8001858:	b2db      	uxtb	r3, r3
 800185a:	095b      	lsrs	r3, r3, #5
 800185c:	b2db      	uxtb	r3, r3
 800185e:	f043 0301 	orr.w	r3, r3, #1
 8001862:	b2db      	uxtb	r3, r3
 8001864:	2b01      	cmp	r3, #1
 8001866:	d105      	bne.n	8001874 <HAL_RCC_OscConfig+0xc48>
 8001868:	4b01      	ldr	r3, [pc, #4]	; (8001870 <HAL_RCC_OscConfig+0xc44>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	e01e      	b.n	80018ac <HAL_RCC_OscConfig+0xc80>
 800186e:	bf00      	nop
 8001870:	40021000 	.word	0x40021000
 8001874:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001878:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800187c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800187e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	fa93 f2a3 	rbit	r2, r3
 8001888:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001892:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	fa93 f2a3 	rbit	r2, r3
 80018a2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	4b63      	ldr	r3, [pc, #396]	; (8001a38 <HAL_RCC_OscConfig+0xe0c>)
 80018aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ac:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80018b0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018b4:	6011      	str	r1, [r2, #0]
 80018b6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80018ba:	6812      	ldr	r2, [r2, #0]
 80018bc:	fa92 f1a2 	rbit	r1, r2
 80018c0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80018c4:	6011      	str	r1, [r2, #0]
  return result;
 80018c6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80018ca:	6812      	ldr	r2, [r2, #0]
 80018cc:	fab2 f282 	clz	r2, r2
 80018d0:	b2d2      	uxtb	r2, r2
 80018d2:	f042 0220 	orr.w	r2, r2, #32
 80018d6:	b2d2      	uxtb	r2, r2
 80018d8:	f002 021f 	and.w	r2, r2, #31
 80018dc:	2101      	movs	r1, #1
 80018de:	fa01 f202 	lsl.w	r2, r1, r2
 80018e2:	4013      	ands	r3, r2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d09b      	beq.n	8001820 <HAL_RCC_OscConfig+0xbf4>
 80018e8:	e0a0      	b.n	8001a2c <HAL_RCC_OscConfig+0xe00>
 80018ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018ee:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	fa93 f2a3 	rbit	r2, r3
 80018fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001902:	601a      	str	r2, [r3, #0]
  return result;
 8001904:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001908:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800190a:	fab3 f383 	clz	r3, r3
 800190e:	b2db      	uxtb	r3, r3
 8001910:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001914:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	461a      	mov	r2, r3
 800191c:	2300      	movs	r3, #0
 800191e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001920:	f7fe fec4 	bl	80006ac <HAL_GetTick>
 8001924:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001928:	e009      	b.n	800193e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800192a:	f7fe febf 	bl	80006ac <HAL_GetTick>
 800192e:	4602      	mov	r2, r0
 8001930:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e077      	b.n	8001a2e <HAL_RCC_OscConfig+0xe02>
 800193e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001942:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001946:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001948:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	fa93 f2a3 	rbit	r2, r3
 8001952:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001956:	601a      	str	r2, [r3, #0]
  return result;
 8001958:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800195c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800195e:	fab3 f383 	clz	r3, r3
 8001962:	b2db      	uxtb	r3, r3
 8001964:	095b      	lsrs	r3, r3, #5
 8001966:	b2db      	uxtb	r3, r3
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	b2db      	uxtb	r3, r3
 800196e:	2b01      	cmp	r3, #1
 8001970:	d102      	bne.n	8001978 <HAL_RCC_OscConfig+0xd4c>
 8001972:	4b31      	ldr	r3, [pc, #196]	; (8001a38 <HAL_RCC_OscConfig+0xe0c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	e01b      	b.n	80019b0 <HAL_RCC_OscConfig+0xd84>
 8001978:	f107 0320 	add.w	r3, r7, #32
 800197c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001980:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001982:	f107 0320 	add.w	r3, r7, #32
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	fa93 f2a3 	rbit	r2, r3
 800198c:	f107 031c 	add.w	r3, r7, #28
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	f107 0318 	add.w	r3, r7, #24
 8001996:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	f107 0318 	add.w	r3, r7, #24
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	fa93 f2a3 	rbit	r2, r3
 80019a6:	f107 0314 	add.w	r3, r7, #20
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	4b22      	ldr	r3, [pc, #136]	; (8001a38 <HAL_RCC_OscConfig+0xe0c>)
 80019ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b0:	f107 0210 	add.w	r2, r7, #16
 80019b4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80019b8:	6011      	str	r1, [r2, #0]
 80019ba:	f107 0210 	add.w	r2, r7, #16
 80019be:	6812      	ldr	r2, [r2, #0]
 80019c0:	fa92 f1a2 	rbit	r1, r2
 80019c4:	f107 020c 	add.w	r2, r7, #12
 80019c8:	6011      	str	r1, [r2, #0]
  return result;
 80019ca:	f107 020c 	add.w	r2, r7, #12
 80019ce:	6812      	ldr	r2, [r2, #0]
 80019d0:	fab2 f282 	clz	r2, r2
 80019d4:	b2d2      	uxtb	r2, r2
 80019d6:	f042 0220 	orr.w	r2, r2, #32
 80019da:	b2d2      	uxtb	r2, r2
 80019dc:	f002 021f 	and.w	r2, r2, #31
 80019e0:	2101      	movs	r1, #1
 80019e2:	fa01 f202 	lsl.w	r2, r1, r2
 80019e6:	4013      	ands	r3, r2
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d19e      	bne.n	800192a <HAL_RCC_OscConfig+0xcfe>
 80019ec:	e01e      	b.n	8001a2c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019ee:	1d3b      	adds	r3, r7, #4
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	69db      	ldr	r3, [r3, #28]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d101      	bne.n	80019fc <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e018      	b.n	8001a2e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019fc:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <HAL_RCC_OscConfig+0xe0c>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a04:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001a08:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a0c:	1d3b      	adds	r3, r7, #4
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	6a1b      	ldr	r3, [r3, #32]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d108      	bne.n	8001a28 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001a16:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001a1a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d001      	beq.n	8001a2c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e000      	b.n	8001a2e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8001a2c:	2300      	movs	r3, #0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40021000 	.word	0x40021000

08001a3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b09e      	sub	sp, #120	; 0x78
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a46:	2300      	movs	r3, #0
 8001a48:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d101      	bne.n	8001a54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e162      	b.n	8001d1a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a54:	4b90      	ldr	r3, [pc, #576]	; (8001c98 <HAL_RCC_ClockConfig+0x25c>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0307 	and.w	r3, r3, #7
 8001a5c:	683a      	ldr	r2, [r7, #0]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d910      	bls.n	8001a84 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a62:	4b8d      	ldr	r3, [pc, #564]	; (8001c98 <HAL_RCC_ClockConfig+0x25c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f023 0207 	bic.w	r2, r3, #7
 8001a6a:	498b      	ldr	r1, [pc, #556]	; (8001c98 <HAL_RCC_ClockConfig+0x25c>)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a72:	4b89      	ldr	r3, [pc, #548]	; (8001c98 <HAL_RCC_ClockConfig+0x25c>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0307 	and.w	r3, r3, #7
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d001      	beq.n	8001a84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e14a      	b.n	8001d1a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d008      	beq.n	8001aa2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a90:	4b82      	ldr	r3, [pc, #520]	; (8001c9c <HAL_RCC_ClockConfig+0x260>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	497f      	ldr	r1, [pc, #508]	; (8001c9c <HAL_RCC_ClockConfig+0x260>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f000 80dc 	beq.w	8001c68 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d13c      	bne.n	8001b32 <HAL_RCC_ClockConfig+0xf6>
 8001ab8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001abc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001abe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ac0:	fa93 f3a3 	rbit	r3, r3
 8001ac4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001ac6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ac8:	fab3 f383 	clz	r3, r3
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	095b      	lsrs	r3, r3, #5
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	f043 0301 	orr.w	r3, r3, #1
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d102      	bne.n	8001ae2 <HAL_RCC_ClockConfig+0xa6>
 8001adc:	4b6f      	ldr	r3, [pc, #444]	; (8001c9c <HAL_RCC_ClockConfig+0x260>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	e00f      	b.n	8001b02 <HAL_RCC_ClockConfig+0xc6>
 8001ae2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ae6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001aea:	fa93 f3a3 	rbit	r3, r3
 8001aee:	667b      	str	r3, [r7, #100]	; 0x64
 8001af0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001af4:	663b      	str	r3, [r7, #96]	; 0x60
 8001af6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001af8:	fa93 f3a3 	rbit	r3, r3
 8001afc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001afe:	4b67      	ldr	r3, [pc, #412]	; (8001c9c <HAL_RCC_ClockConfig+0x260>)
 8001b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b02:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b06:	65ba      	str	r2, [r7, #88]	; 0x58
 8001b08:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b0a:	fa92 f2a2 	rbit	r2, r2
 8001b0e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001b10:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b12:	fab2 f282 	clz	r2, r2
 8001b16:	b2d2      	uxtb	r2, r2
 8001b18:	f042 0220 	orr.w	r2, r2, #32
 8001b1c:	b2d2      	uxtb	r2, r2
 8001b1e:	f002 021f 	and.w	r2, r2, #31
 8001b22:	2101      	movs	r1, #1
 8001b24:	fa01 f202 	lsl.w	r2, r1, r2
 8001b28:	4013      	ands	r3, r2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d17b      	bne.n	8001c26 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e0f3      	b.n	8001d1a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d13c      	bne.n	8001bb4 <HAL_RCC_ClockConfig+0x178>
 8001b3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b3e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b42:	fa93 f3a3 	rbit	r3, r3
 8001b46:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001b48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b4a:	fab3 f383 	clz	r3, r3
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	095b      	lsrs	r3, r3, #5
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d102      	bne.n	8001b64 <HAL_RCC_ClockConfig+0x128>
 8001b5e:	4b4f      	ldr	r3, [pc, #316]	; (8001c9c <HAL_RCC_ClockConfig+0x260>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	e00f      	b.n	8001b84 <HAL_RCC_ClockConfig+0x148>
 8001b64:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b68:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b6c:	fa93 f3a3 	rbit	r3, r3
 8001b70:	647b      	str	r3, [r7, #68]	; 0x44
 8001b72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b76:	643b      	str	r3, [r7, #64]	; 0x40
 8001b78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b7a:	fa93 f3a3 	rbit	r3, r3
 8001b7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b80:	4b46      	ldr	r3, [pc, #280]	; (8001c9c <HAL_RCC_ClockConfig+0x260>)
 8001b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b84:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b88:	63ba      	str	r2, [r7, #56]	; 0x38
 8001b8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b8c:	fa92 f2a2 	rbit	r2, r2
 8001b90:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001b92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001b94:	fab2 f282 	clz	r2, r2
 8001b98:	b2d2      	uxtb	r2, r2
 8001b9a:	f042 0220 	orr.w	r2, r2, #32
 8001b9e:	b2d2      	uxtb	r2, r2
 8001ba0:	f002 021f 	and.w	r2, r2, #31
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	fa01 f202 	lsl.w	r2, r1, r2
 8001baa:	4013      	ands	r3, r2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d13a      	bne.n	8001c26 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e0b2      	b.n	8001d1a <HAL_RCC_ClockConfig+0x2de>
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bba:	fa93 f3a3 	rbit	r3, r3
 8001bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc2:	fab3 f383 	clz	r3, r3
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	095b      	lsrs	r3, r3, #5
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	f043 0301 	orr.w	r3, r3, #1
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d102      	bne.n	8001bdc <HAL_RCC_ClockConfig+0x1a0>
 8001bd6:	4b31      	ldr	r3, [pc, #196]	; (8001c9c <HAL_RCC_ClockConfig+0x260>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	e00d      	b.n	8001bf8 <HAL_RCC_ClockConfig+0x1bc>
 8001bdc:	2302      	movs	r3, #2
 8001bde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001be2:	fa93 f3a3 	rbit	r3, r3
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
 8001be8:	2302      	movs	r3, #2
 8001bea:	623b      	str	r3, [r7, #32]
 8001bec:	6a3b      	ldr	r3, [r7, #32]
 8001bee:	fa93 f3a3 	rbit	r3, r3
 8001bf2:	61fb      	str	r3, [r7, #28]
 8001bf4:	4b29      	ldr	r3, [pc, #164]	; (8001c9c <HAL_RCC_ClockConfig+0x260>)
 8001bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf8:	2202      	movs	r2, #2
 8001bfa:	61ba      	str	r2, [r7, #24]
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	fa92 f2a2 	rbit	r2, r2
 8001c02:	617a      	str	r2, [r7, #20]
  return result;
 8001c04:	697a      	ldr	r2, [r7, #20]
 8001c06:	fab2 f282 	clz	r2, r2
 8001c0a:	b2d2      	uxtb	r2, r2
 8001c0c:	f042 0220 	orr.w	r2, r2, #32
 8001c10:	b2d2      	uxtb	r2, r2
 8001c12:	f002 021f 	and.w	r2, r2, #31
 8001c16:	2101      	movs	r1, #1
 8001c18:	fa01 f202 	lsl.w	r2, r1, r2
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e079      	b.n	8001d1a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c26:	4b1d      	ldr	r3, [pc, #116]	; (8001c9c <HAL_RCC_ClockConfig+0x260>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f023 0203 	bic.w	r2, r3, #3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	491a      	ldr	r1, [pc, #104]	; (8001c9c <HAL_RCC_ClockConfig+0x260>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c38:	f7fe fd38 	bl	80006ac <HAL_GetTick>
 8001c3c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3e:	e00a      	b.n	8001c56 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c40:	f7fe fd34 	bl	80006ac <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e061      	b.n	8001d1a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c56:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <HAL_RCC_ClockConfig+0x260>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f003 020c 	and.w	r2, r3, #12
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d1eb      	bne.n	8001c40 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c68:	4b0b      	ldr	r3, [pc, #44]	; (8001c98 <HAL_RCC_ClockConfig+0x25c>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0307 	and.w	r3, r3, #7
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d214      	bcs.n	8001ca0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c76:	4b08      	ldr	r3, [pc, #32]	; (8001c98 <HAL_RCC_ClockConfig+0x25c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f023 0207 	bic.w	r2, r3, #7
 8001c7e:	4906      	ldr	r1, [pc, #24]	; (8001c98 <HAL_RCC_ClockConfig+0x25c>)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c86:	4b04      	ldr	r3, [pc, #16]	; (8001c98 <HAL_RCC_ClockConfig+0x25c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	683a      	ldr	r2, [r7, #0]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d005      	beq.n	8001ca0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e040      	b.n	8001d1a <HAL_RCC_ClockConfig+0x2de>
 8001c98:	40022000 	.word	0x40022000
 8001c9c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0304 	and.w	r3, r3, #4
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d008      	beq.n	8001cbe <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cac:	4b1d      	ldr	r3, [pc, #116]	; (8001d24 <HAL_RCC_ClockConfig+0x2e8>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	491a      	ldr	r1, [pc, #104]	; (8001d24 <HAL_RCC_ClockConfig+0x2e8>)
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0308 	and.w	r3, r3, #8
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d009      	beq.n	8001cde <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cca:	4b16      	ldr	r3, [pc, #88]	; (8001d24 <HAL_RCC_ClockConfig+0x2e8>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	00db      	lsls	r3, r3, #3
 8001cd8:	4912      	ldr	r1, [pc, #72]	; (8001d24 <HAL_RCC_ClockConfig+0x2e8>)
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001cde:	f000 f829 	bl	8001d34 <HAL_RCC_GetSysClockFreq>
 8001ce2:	4601      	mov	r1, r0
 8001ce4:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <HAL_RCC_ClockConfig+0x2e8>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cec:	22f0      	movs	r2, #240	; 0xf0
 8001cee:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf0:	693a      	ldr	r2, [r7, #16]
 8001cf2:	fa92 f2a2 	rbit	r2, r2
 8001cf6:	60fa      	str	r2, [r7, #12]
  return result;
 8001cf8:	68fa      	ldr	r2, [r7, #12]
 8001cfa:	fab2 f282 	clz	r2, r2
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	40d3      	lsrs	r3, r2
 8001d02:	4a09      	ldr	r2, [pc, #36]	; (8001d28 <HAL_RCC_ClockConfig+0x2ec>)
 8001d04:	5cd3      	ldrb	r3, [r2, r3]
 8001d06:	fa21 f303 	lsr.w	r3, r1, r3
 8001d0a:	4a08      	ldr	r2, [pc, #32]	; (8001d2c <HAL_RCC_ClockConfig+0x2f0>)
 8001d0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001d0e:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <HAL_RCC_ClockConfig+0x2f4>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7fe fc86 	bl	8000624 <HAL_InitTick>
  
  return HAL_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3778      	adds	r7, #120	; 0x78
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40021000 	.word	0x40021000
 8001d28:	08002a1c 	.word	0x08002a1c
 8001d2c:	20000000 	.word	0x20000000
 8001d30:	20000004 	.word	0x20000004

08001d34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b08b      	sub	sp, #44	; 0x2c
 8001d38:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61fb      	str	r3, [r7, #28]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	61bb      	str	r3, [r7, #24]
 8001d42:	2300      	movs	r3, #0
 8001d44:	627b      	str	r3, [r7, #36]	; 0x24
 8001d46:	2300      	movs	r3, #0
 8001d48:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001d4e:	4b29      	ldr	r3, [pc, #164]	; (8001df4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	f003 030c 	and.w	r3, r3, #12
 8001d5a:	2b04      	cmp	r3, #4
 8001d5c:	d002      	beq.n	8001d64 <HAL_RCC_GetSysClockFreq+0x30>
 8001d5e:	2b08      	cmp	r3, #8
 8001d60:	d003      	beq.n	8001d6a <HAL_RCC_GetSysClockFreq+0x36>
 8001d62:	e03c      	b.n	8001dde <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d64:	4b24      	ldr	r3, [pc, #144]	; (8001df8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d66:	623b      	str	r3, [r7, #32]
      break;
 8001d68:	e03c      	b.n	8001de4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001d70:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001d74:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d76:	68ba      	ldr	r2, [r7, #8]
 8001d78:	fa92 f2a2 	rbit	r2, r2
 8001d7c:	607a      	str	r2, [r7, #4]
  return result;
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	fab2 f282 	clz	r2, r2
 8001d84:	b2d2      	uxtb	r2, r2
 8001d86:	40d3      	lsrs	r3, r2
 8001d88:	4a1c      	ldr	r2, [pc, #112]	; (8001dfc <HAL_RCC_GetSysClockFreq+0xc8>)
 8001d8a:	5cd3      	ldrb	r3, [r2, r3]
 8001d8c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001d8e:	4b19      	ldr	r3, [pc, #100]	; (8001df4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d92:	f003 030f 	and.w	r3, r3, #15
 8001d96:	220f      	movs	r2, #15
 8001d98:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	fa92 f2a2 	rbit	r2, r2
 8001da0:	60fa      	str	r2, [r7, #12]
  return result;
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	fab2 f282 	clz	r2, r2
 8001da8:	b2d2      	uxtb	r2, r2
 8001daa:	40d3      	lsrs	r3, r2
 8001dac:	4a14      	ldr	r2, [pc, #80]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001dae:	5cd3      	ldrb	r3, [r2, r3]
 8001db0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d008      	beq.n	8001dce <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001dbc:	4a0e      	ldr	r2, [pc, #56]	; (8001df8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	fb02 f303 	mul.w	r3, r2, r3
 8001dca:	627b      	str	r3, [r7, #36]	; 0x24
 8001dcc:	e004      	b.n	8001dd8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	4a0c      	ldr	r2, [pc, #48]	; (8001e04 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001dd2:	fb02 f303 	mul.w	r3, r2, r3
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dda:	623b      	str	r3, [r7, #32]
      break;
 8001ddc:	e002      	b.n	8001de4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001dde:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001de0:	623b      	str	r3, [r7, #32]
      break;
 8001de2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001de4:	6a3b      	ldr	r3, [r7, #32]
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	372c      	adds	r7, #44	; 0x2c
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	40021000 	.word	0x40021000
 8001df8:	007a1200 	.word	0x007a1200
 8001dfc:	08002a34 	.word	0x08002a34
 8001e00:	08002a44 	.word	0x08002a44
 8001e04:	003d0900 	.word	0x003d0900

08001e08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e0c:	4b03      	ldr	r3, [pc, #12]	; (8001e1c <HAL_RCC_GetHCLKFreq+0x14>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	20000000 	.word	0x20000000

08001e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001e26:	f7ff ffef 	bl	8001e08 <HAL_RCC_GetHCLKFreq>
 8001e2a:	4601      	mov	r1, r0
 8001e2c:	4b0b      	ldr	r3, [pc, #44]	; (8001e5c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001e34:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001e38:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	fa92 f2a2 	rbit	r2, r2
 8001e40:	603a      	str	r2, [r7, #0]
  return result;
 8001e42:	683a      	ldr	r2, [r7, #0]
 8001e44:	fab2 f282 	clz	r2, r2
 8001e48:	b2d2      	uxtb	r2, r2
 8001e4a:	40d3      	lsrs	r3, r2
 8001e4c:	4a04      	ldr	r2, [pc, #16]	; (8001e60 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001e4e:	5cd3      	ldrb	r3, [r2, r3]
 8001e50:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001e54:	4618      	mov	r0, r3
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	08002a2c 	.word	0x08002a2c

08001e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001e6a:	f7ff ffcd 	bl	8001e08 <HAL_RCC_GetHCLKFreq>
 8001e6e:	4601      	mov	r1, r0
 8001e70:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001e78:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001e7c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	fa92 f2a2 	rbit	r2, r2
 8001e84:	603a      	str	r2, [r7, #0]
  return result;
 8001e86:	683a      	ldr	r2, [r7, #0]
 8001e88:	fab2 f282 	clz	r2, r2
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	40d3      	lsrs	r3, r2
 8001e90:	4a04      	ldr	r2, [pc, #16]	; (8001ea4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001e92:	5cd3      	ldrb	r3, [r2, r3]
 8001e94:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	08002a2c 	.word	0x08002a2c

08001ea8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b092      	sub	sp, #72	; 0x48
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	f000 80d7 	beq.w	8002074 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ecc:	4b4e      	ldr	r3, [pc, #312]	; (8002008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ece:	69db      	ldr	r3, [r3, #28]
 8001ed0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d10e      	bne.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ed8:	4b4b      	ldr	r3, [pc, #300]	; (8002008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001eda:	69db      	ldr	r3, [r3, #28]
 8001edc:	4a4a      	ldr	r2, [pc, #296]	; (8002008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ede:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ee2:	61d3      	str	r3, [r2, #28]
 8001ee4:	4b48      	ldr	r3, [pc, #288]	; (8002008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eec:	60bb      	str	r3, [r7, #8]
 8001eee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef6:	4b45      	ldr	r3, [pc, #276]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d118      	bne.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f02:	4b42      	ldr	r3, [pc, #264]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a41      	ldr	r2, [pc, #260]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f0c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f0e:	f7fe fbcd 	bl	80006ac <HAL_GetTick>
 8001f12:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f14:	e008      	b.n	8001f28 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f16:	f7fe fbc9 	bl	80006ac <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b64      	cmp	r3, #100	; 0x64
 8001f22:	d901      	bls.n	8001f28 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e169      	b.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f28:	4b38      	ldr	r3, [pc, #224]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d0f0      	beq.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f34:	4b34      	ldr	r3, [pc, #208]	; (8002008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f36:	6a1b      	ldr	r3, [r3, #32]
 8001f38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f3c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	f000 8084 	beq.w	800204e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f4e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d07c      	beq.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f54:	4b2c      	ldr	r3, [pc, #176]	; (8002008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f56:	6a1b      	ldr	r3, [r3, #32]
 8001f58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f62:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f66:	fa93 f3a3 	rbit	r3, r3
 8001f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f6e:	fab3 f383 	clz	r3, r3
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	461a      	mov	r2, r3
 8001f76:	4b26      	ldr	r3, [pc, #152]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001f78:	4413      	add	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	2301      	movs	r3, #1
 8001f80:	6013      	str	r3, [r2, #0]
 8001f82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f86:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f8a:	fa93 f3a3 	rbit	r3, r3
 8001f8e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001f90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f92:	fab3 f383 	clz	r3, r3
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	461a      	mov	r2, r3
 8001f9a:	4b1d      	ldr	r3, [pc, #116]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001f9c:	4413      	add	r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001fa6:	4a18      	ldr	r2, [pc, #96]	; (8002008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001faa:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001fac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d04b      	beq.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb6:	f7fe fb79 	bl	80006ac <HAL_GetTick>
 8001fba:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fbc:	e00a      	b.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fbe:	f7fe fb75 	bl	80006ac <HAL_GetTick>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e113      	b.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x354>
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fda:	fa93 f3a3 	rbit	r3, r3
 8001fde:	627b      	str	r3, [r7, #36]	; 0x24
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	623b      	str	r3, [r7, #32]
 8001fe4:	6a3b      	ldr	r3, [r7, #32]
 8001fe6:	fa93 f3a3 	rbit	r3, r3
 8001fea:	61fb      	str	r3, [r7, #28]
  return result;
 8001fec:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fee:	fab3 f383 	clz	r3, r3
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	095b      	lsrs	r3, r3, #5
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	f043 0302 	orr.w	r3, r3, #2
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d108      	bne.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002002:	4b01      	ldr	r3, [pc, #4]	; (8002008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	e00d      	b.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002008:	40021000 	.word	0x40021000
 800200c:	40007000 	.word	0x40007000
 8002010:	10908100 	.word	0x10908100
 8002014:	2302      	movs	r3, #2
 8002016:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	fa93 f3a3 	rbit	r3, r3
 800201e:	617b      	str	r3, [r7, #20]
 8002020:	4b78      	ldr	r3, [pc, #480]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002024:	2202      	movs	r2, #2
 8002026:	613a      	str	r2, [r7, #16]
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	fa92 f2a2 	rbit	r2, r2
 800202e:	60fa      	str	r2, [r7, #12]
  return result;
 8002030:	68fa      	ldr	r2, [r7, #12]
 8002032:	fab2 f282 	clz	r2, r2
 8002036:	b2d2      	uxtb	r2, r2
 8002038:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800203c:	b2d2      	uxtb	r2, r2
 800203e:	f002 021f 	and.w	r2, r2, #31
 8002042:	2101      	movs	r1, #1
 8002044:	fa01 f202 	lsl.w	r2, r1, r2
 8002048:	4013      	ands	r3, r2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d0b7      	beq.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800204e:	4b6d      	ldr	r3, [pc, #436]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002050:	6a1b      	ldr	r3, [r3, #32]
 8002052:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	496a      	ldr	r1, [pc, #424]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800205c:	4313      	orrs	r3, r2
 800205e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002060:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002064:	2b01      	cmp	r3, #1
 8002066:	d105      	bne.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002068:	4b66      	ldr	r3, [pc, #408]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	4a65      	ldr	r2, [pc, #404]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800206e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002072:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	2b00      	cmp	r3, #0
 800207e:	d008      	beq.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002080:	4b60      	ldr	r3, [pc, #384]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002084:	f023 0203 	bic.w	r2, r3, #3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	495d      	ldr	r1, [pc, #372]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800208e:	4313      	orrs	r3, r2
 8002090:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b00      	cmp	r3, #0
 800209c:	d008      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800209e:	4b59      	ldr	r3, [pc, #356]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	4956      	ldr	r1, [pc, #344]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020ac:	4313      	orrs	r3, r2
 80020ae:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0304 	and.w	r3, r3, #4
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d008      	beq.n	80020ce <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80020bc:	4b51      	ldr	r3, [pc, #324]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	691b      	ldr	r3, [r3, #16]
 80020c8:	494e      	ldr	r1, [pc, #312]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0320 	and.w	r3, r3, #32
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d008      	beq.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80020da:	4b4a      	ldr	r3, [pc, #296]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020de:	f023 0210 	bic.w	r2, r3, #16
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	4947      	ldr	r1, [pc, #284]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d008      	beq.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80020f8:	4b42      	ldr	r3, [pc, #264]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002104:	493f      	ldr	r1, [pc, #252]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002106:	4313      	orrs	r3, r2
 8002108:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002112:	2b00      	cmp	r3, #0
 8002114:	d008      	beq.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002116:	4b3b      	ldr	r3, [pc, #236]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	f023 0220 	bic.w	r2, r3, #32
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a1b      	ldr	r3, [r3, #32]
 8002122:	4938      	ldr	r1, [pc, #224]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002124:	4313      	orrs	r3, r2
 8002126:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0308 	and.w	r3, r3, #8
 8002130:	2b00      	cmp	r3, #0
 8002132:	d008      	beq.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002134:	4b33      	ldr	r3, [pc, #204]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002138:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	695b      	ldr	r3, [r3, #20]
 8002140:	4930      	ldr	r1, [pc, #192]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002142:	4313      	orrs	r3, r2
 8002144:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0310 	and.w	r3, r3, #16
 800214e:	2b00      	cmp	r3, #0
 8002150:	d008      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002152:	4b2c      	ldr	r3, [pc, #176]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002156:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	4929      	ldr	r1, [pc, #164]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002160:	4313      	orrs	r3, r2
 8002162:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800216c:	2b00      	cmp	r3, #0
 800216e:	d008      	beq.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002170:	4b24      	ldr	r3, [pc, #144]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800217c:	4921      	ldr	r1, [pc, #132]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800217e:	4313      	orrs	r3, r2
 8002180:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800218a:	2b00      	cmp	r3, #0
 800218c:	d008      	beq.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800218e:	4b1d      	ldr	r3, [pc, #116]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002192:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800219a:	491a      	ldr	r1, [pc, #104]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800219c:	4313      	orrs	r3, r2
 800219e:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d008      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80021ac:	4b15      	ldr	r3, [pc, #84]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b0:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b8:	4912      	ldr	r1, [pc, #72]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d008      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80021ca:	4b0e      	ldr	r3, [pc, #56]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d6:	490b      	ldr	r1, [pc, #44]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021d8:	4313      	orrs	r3, r2
 80021da:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d008      	beq.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80021e8:	4b06      	ldr	r3, [pc, #24]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ec:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021f4:	4903      	ldr	r1, [pc, #12]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3748      	adds	r7, #72	; 0x48
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021000 	.word	0x40021000

08002208 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e040      	b.n	800229c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800221e:	2b00      	cmp	r3, #0
 8002220:	d106      	bne.n	8002230 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7fe f932 	bl	8000494 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2224      	movs	r2, #36	; 0x24
 8002234:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f022 0201 	bic.w	r2, r2, #1
 8002244:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 f82c 	bl	80022a4 <UART_SetConfig>
 800224c:	4603      	mov	r3, r0
 800224e:	2b01      	cmp	r3, #1
 8002250:	d101      	bne.n	8002256 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e022      	b.n	800229c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225a:	2b00      	cmp	r3, #0
 800225c:	d002      	beq.n	8002264 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f000 fa3a 	bl	80026d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002272:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002282:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f042 0201 	orr.w	r2, r2, #1
 8002292:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f000 fac1 	bl	800281c <UART_CheckIdleState>
 800229a:	4603      	mov	r3, r0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b088      	sub	sp, #32
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80022ac:	2300      	movs	r3, #0
 80022ae:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80022b0:	2300      	movs	r3, #0
 80022b2:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	431a      	orrs	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	695b      	ldr	r3, [r3, #20]
 80022c2:	431a      	orrs	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	69db      	ldr	r3, [r3, #28]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80022d6:	f023 030c 	bic.w	r3, r3, #12
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	6812      	ldr	r2, [r2, #0]
 80022de:	6939      	ldr	r1, [r7, #16]
 80022e0:	430b      	orrs	r3, r1
 80022e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	68da      	ldr	r2, [r3, #12]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	430a      	orrs	r2, r1
 80022f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	699b      	ldr	r3, [r3, #24]
 80022fe:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	4313      	orrs	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	430a      	orrs	r2, r1
 800231c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4aa9      	ldr	r2, [pc, #676]	; (80025c8 <UART_SetConfig+0x324>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d121      	bne.n	800236c <UART_SetConfig+0xc8>
 8002328:	4ba8      	ldr	r3, [pc, #672]	; (80025cc <UART_SetConfig+0x328>)
 800232a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232c:	f003 0303 	and.w	r3, r3, #3
 8002330:	2b03      	cmp	r3, #3
 8002332:	d817      	bhi.n	8002364 <UART_SetConfig+0xc0>
 8002334:	a201      	add	r2, pc, #4	; (adr r2, 800233c <UART_SetConfig+0x98>)
 8002336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800233a:	bf00      	nop
 800233c:	0800234d 	.word	0x0800234d
 8002340:	08002359 	.word	0x08002359
 8002344:	0800235f 	.word	0x0800235f
 8002348:	08002353 	.word	0x08002353
 800234c:	2301      	movs	r3, #1
 800234e:	77fb      	strb	r3, [r7, #31]
 8002350:	e0b2      	b.n	80024b8 <UART_SetConfig+0x214>
 8002352:	2302      	movs	r3, #2
 8002354:	77fb      	strb	r3, [r7, #31]
 8002356:	e0af      	b.n	80024b8 <UART_SetConfig+0x214>
 8002358:	2304      	movs	r3, #4
 800235a:	77fb      	strb	r3, [r7, #31]
 800235c:	e0ac      	b.n	80024b8 <UART_SetConfig+0x214>
 800235e:	2308      	movs	r3, #8
 8002360:	77fb      	strb	r3, [r7, #31]
 8002362:	e0a9      	b.n	80024b8 <UART_SetConfig+0x214>
 8002364:	2310      	movs	r3, #16
 8002366:	77fb      	strb	r3, [r7, #31]
 8002368:	bf00      	nop
 800236a:	e0a5      	b.n	80024b8 <UART_SetConfig+0x214>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a97      	ldr	r2, [pc, #604]	; (80025d0 <UART_SetConfig+0x32c>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d123      	bne.n	80023be <UART_SetConfig+0x11a>
 8002376:	4b95      	ldr	r3, [pc, #596]	; (80025cc <UART_SetConfig+0x328>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800237e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002382:	d012      	beq.n	80023aa <UART_SetConfig+0x106>
 8002384:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002388:	d802      	bhi.n	8002390 <UART_SetConfig+0xec>
 800238a:	2b00      	cmp	r3, #0
 800238c:	d007      	beq.n	800239e <UART_SetConfig+0xfa>
 800238e:	e012      	b.n	80023b6 <UART_SetConfig+0x112>
 8002390:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002394:	d00c      	beq.n	80023b0 <UART_SetConfig+0x10c>
 8002396:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800239a:	d003      	beq.n	80023a4 <UART_SetConfig+0x100>
 800239c:	e00b      	b.n	80023b6 <UART_SetConfig+0x112>
 800239e:	2300      	movs	r3, #0
 80023a0:	77fb      	strb	r3, [r7, #31]
 80023a2:	e089      	b.n	80024b8 <UART_SetConfig+0x214>
 80023a4:	2302      	movs	r3, #2
 80023a6:	77fb      	strb	r3, [r7, #31]
 80023a8:	e086      	b.n	80024b8 <UART_SetConfig+0x214>
 80023aa:	2304      	movs	r3, #4
 80023ac:	77fb      	strb	r3, [r7, #31]
 80023ae:	e083      	b.n	80024b8 <UART_SetConfig+0x214>
 80023b0:	2308      	movs	r3, #8
 80023b2:	77fb      	strb	r3, [r7, #31]
 80023b4:	e080      	b.n	80024b8 <UART_SetConfig+0x214>
 80023b6:	2310      	movs	r3, #16
 80023b8:	77fb      	strb	r3, [r7, #31]
 80023ba:	bf00      	nop
 80023bc:	e07c      	b.n	80024b8 <UART_SetConfig+0x214>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a84      	ldr	r2, [pc, #528]	; (80025d4 <UART_SetConfig+0x330>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d123      	bne.n	8002410 <UART_SetConfig+0x16c>
 80023c8:	4b80      	ldr	r3, [pc, #512]	; (80025cc <UART_SetConfig+0x328>)
 80023ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023cc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80023d0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80023d4:	d012      	beq.n	80023fc <UART_SetConfig+0x158>
 80023d6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80023da:	d802      	bhi.n	80023e2 <UART_SetConfig+0x13e>
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d007      	beq.n	80023f0 <UART_SetConfig+0x14c>
 80023e0:	e012      	b.n	8002408 <UART_SetConfig+0x164>
 80023e2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80023e6:	d00c      	beq.n	8002402 <UART_SetConfig+0x15e>
 80023e8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80023ec:	d003      	beq.n	80023f6 <UART_SetConfig+0x152>
 80023ee:	e00b      	b.n	8002408 <UART_SetConfig+0x164>
 80023f0:	2300      	movs	r3, #0
 80023f2:	77fb      	strb	r3, [r7, #31]
 80023f4:	e060      	b.n	80024b8 <UART_SetConfig+0x214>
 80023f6:	2302      	movs	r3, #2
 80023f8:	77fb      	strb	r3, [r7, #31]
 80023fa:	e05d      	b.n	80024b8 <UART_SetConfig+0x214>
 80023fc:	2304      	movs	r3, #4
 80023fe:	77fb      	strb	r3, [r7, #31]
 8002400:	e05a      	b.n	80024b8 <UART_SetConfig+0x214>
 8002402:	2308      	movs	r3, #8
 8002404:	77fb      	strb	r3, [r7, #31]
 8002406:	e057      	b.n	80024b8 <UART_SetConfig+0x214>
 8002408:	2310      	movs	r3, #16
 800240a:	77fb      	strb	r3, [r7, #31]
 800240c:	bf00      	nop
 800240e:	e053      	b.n	80024b8 <UART_SetConfig+0x214>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a70      	ldr	r2, [pc, #448]	; (80025d8 <UART_SetConfig+0x334>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d123      	bne.n	8002462 <UART_SetConfig+0x1be>
 800241a:	4b6c      	ldr	r3, [pc, #432]	; (80025cc <UART_SetConfig+0x328>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002422:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002426:	d012      	beq.n	800244e <UART_SetConfig+0x1aa>
 8002428:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800242c:	d802      	bhi.n	8002434 <UART_SetConfig+0x190>
 800242e:	2b00      	cmp	r3, #0
 8002430:	d007      	beq.n	8002442 <UART_SetConfig+0x19e>
 8002432:	e012      	b.n	800245a <UART_SetConfig+0x1b6>
 8002434:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002438:	d00c      	beq.n	8002454 <UART_SetConfig+0x1b0>
 800243a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800243e:	d003      	beq.n	8002448 <UART_SetConfig+0x1a4>
 8002440:	e00b      	b.n	800245a <UART_SetConfig+0x1b6>
 8002442:	2300      	movs	r3, #0
 8002444:	77fb      	strb	r3, [r7, #31]
 8002446:	e037      	b.n	80024b8 <UART_SetConfig+0x214>
 8002448:	2302      	movs	r3, #2
 800244a:	77fb      	strb	r3, [r7, #31]
 800244c:	e034      	b.n	80024b8 <UART_SetConfig+0x214>
 800244e:	2304      	movs	r3, #4
 8002450:	77fb      	strb	r3, [r7, #31]
 8002452:	e031      	b.n	80024b8 <UART_SetConfig+0x214>
 8002454:	2308      	movs	r3, #8
 8002456:	77fb      	strb	r3, [r7, #31]
 8002458:	e02e      	b.n	80024b8 <UART_SetConfig+0x214>
 800245a:	2310      	movs	r3, #16
 800245c:	77fb      	strb	r3, [r7, #31]
 800245e:	bf00      	nop
 8002460:	e02a      	b.n	80024b8 <UART_SetConfig+0x214>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a5d      	ldr	r2, [pc, #372]	; (80025dc <UART_SetConfig+0x338>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d123      	bne.n	80024b4 <UART_SetConfig+0x210>
 800246c:	4b57      	ldr	r3, [pc, #348]	; (80025cc <UART_SetConfig+0x328>)
 800246e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002470:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002474:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002478:	d012      	beq.n	80024a0 <UART_SetConfig+0x1fc>
 800247a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800247e:	d802      	bhi.n	8002486 <UART_SetConfig+0x1e2>
 8002480:	2b00      	cmp	r3, #0
 8002482:	d007      	beq.n	8002494 <UART_SetConfig+0x1f0>
 8002484:	e012      	b.n	80024ac <UART_SetConfig+0x208>
 8002486:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800248a:	d00c      	beq.n	80024a6 <UART_SetConfig+0x202>
 800248c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002490:	d003      	beq.n	800249a <UART_SetConfig+0x1f6>
 8002492:	e00b      	b.n	80024ac <UART_SetConfig+0x208>
 8002494:	2300      	movs	r3, #0
 8002496:	77fb      	strb	r3, [r7, #31]
 8002498:	e00e      	b.n	80024b8 <UART_SetConfig+0x214>
 800249a:	2302      	movs	r3, #2
 800249c:	77fb      	strb	r3, [r7, #31]
 800249e:	e00b      	b.n	80024b8 <UART_SetConfig+0x214>
 80024a0:	2304      	movs	r3, #4
 80024a2:	77fb      	strb	r3, [r7, #31]
 80024a4:	e008      	b.n	80024b8 <UART_SetConfig+0x214>
 80024a6:	2308      	movs	r3, #8
 80024a8:	77fb      	strb	r3, [r7, #31]
 80024aa:	e005      	b.n	80024b8 <UART_SetConfig+0x214>
 80024ac:	2310      	movs	r3, #16
 80024ae:	77fb      	strb	r3, [r7, #31]
 80024b0:	bf00      	nop
 80024b2:	e001      	b.n	80024b8 <UART_SetConfig+0x214>
 80024b4:	2310      	movs	r3, #16
 80024b6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	69db      	ldr	r3, [r3, #28]
 80024bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024c0:	f040 808e 	bne.w	80025e0 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 80024c4:	7ffb      	ldrb	r3, [r7, #31]
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d85e      	bhi.n	8002588 <UART_SetConfig+0x2e4>
 80024ca:	a201      	add	r2, pc, #4	; (adr r2, 80024d0 <UART_SetConfig+0x22c>)
 80024cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d0:	080024f5 	.word	0x080024f5
 80024d4:	08002515 	.word	0x08002515
 80024d8:	08002535 	.word	0x08002535
 80024dc:	08002589 	.word	0x08002589
 80024e0:	08002551 	.word	0x08002551
 80024e4:	08002589 	.word	0x08002589
 80024e8:	08002589 	.word	0x08002589
 80024ec:	08002589 	.word	0x08002589
 80024f0:	08002571 	.word	0x08002571
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024f4:	f7ff fc94 	bl	8001e20 <HAL_RCC_GetPCLK1Freq>
 80024f8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	005a      	lsls	r2, r3, #1
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	085b      	lsrs	r3, r3, #1
 8002504:	441a      	add	r2, r3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	fbb2 f3f3 	udiv	r3, r2, r3
 800250e:	b29b      	uxth	r3, r3
 8002510:	61bb      	str	r3, [r7, #24]
        break;
 8002512:	e03c      	b.n	800258e <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002514:	f7ff fca6 	bl	8001e64 <HAL_RCC_GetPCLK2Freq>
 8002518:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	005a      	lsls	r2, r3, #1
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	085b      	lsrs	r3, r3, #1
 8002524:	441a      	add	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	fbb2 f3f3 	udiv	r3, r2, r3
 800252e:	b29b      	uxth	r3, r3
 8002530:	61bb      	str	r3, [r7, #24]
        break;
 8002532:	e02c      	b.n	800258e <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	085b      	lsrs	r3, r3, #1
 800253a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800253e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	6852      	ldr	r2, [r2, #4]
 8002546:	fbb3 f3f2 	udiv	r3, r3, r2
 800254a:	b29b      	uxth	r3, r3
 800254c:	61bb      	str	r3, [r7, #24]
        break;
 800254e:	e01e      	b.n	800258e <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002550:	f7ff fbf0 	bl	8001d34 <HAL_RCC_GetSysClockFreq>
 8002554:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	005a      	lsls	r2, r3, #1
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	085b      	lsrs	r3, r3, #1
 8002560:	441a      	add	r2, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	fbb2 f3f3 	udiv	r3, r2, r3
 800256a:	b29b      	uxth	r3, r3
 800256c:	61bb      	str	r3, [r7, #24]
        break;
 800256e:	e00e      	b.n	800258e <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	085b      	lsrs	r3, r3, #1
 8002576:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002582:	b29b      	uxth	r3, r3
 8002584:	61bb      	str	r3, [r7, #24]
        break;
 8002586:	e002      	b.n	800258e <UART_SetConfig+0x2ea>
      default:
        ret = HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	75fb      	strb	r3, [r7, #23]
        break;
 800258c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	2b0f      	cmp	r3, #15
 8002592:	d916      	bls.n	80025c2 <UART_SetConfig+0x31e>
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800259a:	d212      	bcs.n	80025c2 <UART_SetConfig+0x31e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	b29b      	uxth	r3, r3
 80025a0:	f023 030f 	bic.w	r3, r3, #15
 80025a4:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	085b      	lsrs	r3, r3, #1
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	f003 0307 	and.w	r3, r3, #7
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	897b      	ldrh	r3, [r7, #10]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	897a      	ldrh	r2, [r7, #10]
 80025be:	60da      	str	r2, [r3, #12]
 80025c0:	e07e      	b.n	80026c0 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	75fb      	strb	r3, [r7, #23]
 80025c6:	e07b      	b.n	80026c0 <UART_SetConfig+0x41c>
 80025c8:	40013800 	.word	0x40013800
 80025cc:	40021000 	.word	0x40021000
 80025d0:	40004400 	.word	0x40004400
 80025d4:	40004800 	.word	0x40004800
 80025d8:	40004c00 	.word	0x40004c00
 80025dc:	40005000 	.word	0x40005000
    }
  }
  else
  {
    switch (clocksource)
 80025e0:	7ffb      	ldrb	r3, [r7, #31]
 80025e2:	2b08      	cmp	r3, #8
 80025e4:	d85b      	bhi.n	800269e <UART_SetConfig+0x3fa>
 80025e6:	a201      	add	r2, pc, #4	; (adr r2, 80025ec <UART_SetConfig+0x348>)
 80025e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ec:	08002611 	.word	0x08002611
 80025f0:	0800262f 	.word	0x0800262f
 80025f4:	0800264d 	.word	0x0800264d
 80025f8:	0800269f 	.word	0x0800269f
 80025fc:	08002669 	.word	0x08002669
 8002600:	0800269f 	.word	0x0800269f
 8002604:	0800269f 	.word	0x0800269f
 8002608:	0800269f 	.word	0x0800269f
 800260c:	08002687 	.word	0x08002687
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002610:	f7ff fc06 	bl	8001e20 <HAL_RCC_GetPCLK1Freq>
 8002614:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	085a      	lsrs	r2, r3, #1
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	441a      	add	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	fbb2 f3f3 	udiv	r3, r2, r3
 8002628:	b29b      	uxth	r3, r3
 800262a:	61bb      	str	r3, [r7, #24]
        break;
 800262c:	e03a      	b.n	80026a4 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800262e:	f7ff fc19 	bl	8001e64 <HAL_RCC_GetPCLK2Freq>
 8002632:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	085a      	lsrs	r2, r3, #1
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	441a      	add	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	fbb2 f3f3 	udiv	r3, r2, r3
 8002646:	b29b      	uxth	r3, r3
 8002648:	61bb      	str	r3, [r7, #24]
        break;
 800264a:	e02b      	b.n	80026a4 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	085b      	lsrs	r3, r3, #1
 8002652:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002656:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	6852      	ldr	r2, [r2, #4]
 800265e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002662:	b29b      	uxth	r3, r3
 8002664:	61bb      	str	r3, [r7, #24]
        break;
 8002666:	e01d      	b.n	80026a4 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002668:	f7ff fb64 	bl	8001d34 <HAL_RCC_GetSysClockFreq>
 800266c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	085a      	lsrs	r2, r3, #1
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	441a      	add	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002680:	b29b      	uxth	r3, r3
 8002682:	61bb      	str	r3, [r7, #24]
        break;
 8002684:	e00e      	b.n	80026a4 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	085b      	lsrs	r3, r3, #1
 800268c:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	fbb2 f3f3 	udiv	r3, r2, r3
 8002698:	b29b      	uxth	r3, r3
 800269a:	61bb      	str	r3, [r7, #24]
        break;
 800269c:	e002      	b.n	80026a4 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	75fb      	strb	r3, [r7, #23]
        break;
 80026a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	2b0f      	cmp	r3, #15
 80026a8:	d908      	bls.n	80026bc <UART_SetConfig+0x418>
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026b0:	d204      	bcs.n	80026bc <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	60da      	str	r2, [r3, #12]
 80026ba:	e001      	b.n	80026c0 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2200      	movs	r2, #0
 80026c4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80026cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3720      	adds	r7, #32
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop

080026d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e4:	f003 0301 	and.w	r3, r3, #1
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d00a      	beq.n	8002702 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	430a      	orrs	r2, r1
 8002700:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00a      	beq.n	8002724 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	430a      	orrs	r2, r1
 8002722:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002728:	f003 0304 	and.w	r3, r3, #4
 800272c:	2b00      	cmp	r3, #0
 800272e:	d00a      	beq.n	8002746 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	430a      	orrs	r2, r1
 8002744:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800274a:	f003 0308 	and.w	r3, r3, #8
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00a      	beq.n	8002768 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	430a      	orrs	r2, r1
 8002766:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276c:	f003 0310 	and.w	r3, r3, #16
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00a      	beq.n	800278a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278e:	f003 0320 	and.w	r3, r3, #32
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00a      	beq.n	80027ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	430a      	orrs	r2, r1
 80027aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d01a      	beq.n	80027ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80027d6:	d10a      	bne.n	80027ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d00a      	beq.n	8002810 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	430a      	orrs	r2, r1
 800280e:	605a      	str	r2, [r3, #4]
  }
}
 8002810:	bf00      	nop
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr

0800281c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af02      	add	r7, sp, #8
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800282a:	f7fd ff3f 	bl	80006ac <HAL_GetTick>
 800282e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0308 	and.w	r3, r3, #8
 800283a:	2b08      	cmp	r3, #8
 800283c:	d10e      	bne.n	800285c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800283e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2200      	movs	r2, #0
 8002848:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 f82a 	bl	80028a6 <UART_WaitOnFlagUntilTimeout>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e020      	b.n	800289e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0304 	and.w	r3, r3, #4
 8002866:	2b04      	cmp	r3, #4
 8002868:	d10e      	bne.n	8002888 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800286a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800286e:	9300      	str	r3, [sp, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f000 f814 	bl	80028a6 <UART_WaitOnFlagUntilTimeout>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e00a      	b.n	800289e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2220      	movs	r2, #32
 800288c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2220      	movs	r2, #32
 8002892:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b084      	sub	sp, #16
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	60f8      	str	r0, [r7, #12]
 80028ae:	60b9      	str	r1, [r7, #8]
 80028b0:	603b      	str	r3, [r7, #0]
 80028b2:	4613      	mov	r3, r2
 80028b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028b6:	e05d      	b.n	8002974 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028be:	d059      	beq.n	8002974 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028c0:	f7fd fef4 	bl	80006ac <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d302      	bcc.n	80028d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d11b      	bne.n	800290e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80028e4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 0201 	bic.w	r2, r2, #1
 80028f4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2220      	movs	r2, #32
 80028fa:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2220      	movs	r2, #32
 8002900:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e042      	b.n	8002994 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0304 	and.w	r3, r3, #4
 8002918:	2b00      	cmp	r3, #0
 800291a:	d02b      	beq.n	8002974 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	69db      	ldr	r3, [r3, #28]
 8002922:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002926:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800292a:	d123      	bne.n	8002974 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002934:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002944:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 0201 	bic.w	r2, r2, #1
 8002954:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2220      	movs	r2, #32
 800295a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2220      	movs	r2, #32
 8002960:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2220      	movs	r2, #32
 8002966:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e00f      	b.n	8002994 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	69da      	ldr	r2, [r3, #28]
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	4013      	ands	r3, r2
 800297e:	68ba      	ldr	r2, [r7, #8]
 8002980:	429a      	cmp	r2, r3
 8002982:	bf0c      	ite	eq
 8002984:	2301      	moveq	r3, #1
 8002986:	2300      	movne	r3, #0
 8002988:	b2db      	uxtb	r3, r3
 800298a:	461a      	mov	r2, r3
 800298c:	79fb      	ldrb	r3, [r7, #7]
 800298e:	429a      	cmp	r2, r3
 8002990:	d092      	beq.n	80028b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	3710      	adds	r7, #16
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}

0800299c <__libc_init_array>:
 800299c:	b570      	push	{r4, r5, r6, lr}
 800299e:	4e0d      	ldr	r6, [pc, #52]	; (80029d4 <__libc_init_array+0x38>)
 80029a0:	4c0d      	ldr	r4, [pc, #52]	; (80029d8 <__libc_init_array+0x3c>)
 80029a2:	1ba4      	subs	r4, r4, r6
 80029a4:	10a4      	asrs	r4, r4, #2
 80029a6:	2500      	movs	r5, #0
 80029a8:	42a5      	cmp	r5, r4
 80029aa:	d109      	bne.n	80029c0 <__libc_init_array+0x24>
 80029ac:	4e0b      	ldr	r6, [pc, #44]	; (80029dc <__libc_init_array+0x40>)
 80029ae:	4c0c      	ldr	r4, [pc, #48]	; (80029e0 <__libc_init_array+0x44>)
 80029b0:	f000 f820 	bl	80029f4 <_init>
 80029b4:	1ba4      	subs	r4, r4, r6
 80029b6:	10a4      	asrs	r4, r4, #2
 80029b8:	2500      	movs	r5, #0
 80029ba:	42a5      	cmp	r5, r4
 80029bc:	d105      	bne.n	80029ca <__libc_init_array+0x2e>
 80029be:	bd70      	pop	{r4, r5, r6, pc}
 80029c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029c4:	4798      	blx	r3
 80029c6:	3501      	adds	r5, #1
 80029c8:	e7ee      	b.n	80029a8 <__libc_init_array+0xc>
 80029ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029ce:	4798      	blx	r3
 80029d0:	3501      	adds	r5, #1
 80029d2:	e7f2      	b.n	80029ba <__libc_init_array+0x1e>
 80029d4:	08002a54 	.word	0x08002a54
 80029d8:	08002a54 	.word	0x08002a54
 80029dc:	08002a54 	.word	0x08002a54
 80029e0:	08002a58 	.word	0x08002a58

080029e4 <memset>:
 80029e4:	4402      	add	r2, r0
 80029e6:	4603      	mov	r3, r0
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d100      	bne.n	80029ee <memset+0xa>
 80029ec:	4770      	bx	lr
 80029ee:	f803 1b01 	strb.w	r1, [r3], #1
 80029f2:	e7f9      	b.n	80029e8 <memset+0x4>

080029f4 <_init>:
 80029f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029f6:	bf00      	nop
 80029f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029fa:	bc08      	pop	{r3}
 80029fc:	469e      	mov	lr, r3
 80029fe:	4770      	bx	lr

08002a00 <_fini>:
 8002a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a02:	bf00      	nop
 8002a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a06:	bc08      	pop	{r3}
 8002a08:	469e      	mov	lr, r3
 8002a0a:	4770      	bx	lr
