<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2482" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2482{left:357px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2_2482{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2482{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2482{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2482{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:-1.05px;}
#t6_2482{left:359px;bottom:678px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2482{left:69px;bottom:574px;letter-spacing:0.13px;}
#t8_2482{left:69px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_2482{left:69px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#ta_2482{left:69px;bottom:518px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tb_2482{left:69px;bottom:501px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tc_2482{left:69px;bottom:478px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#td_2482{left:69px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_2482{left:69px;bottom:444px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_2482{left:69px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_2482{left:69px;bottom:411px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_2482{left:69px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ti_2482{left:69px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_2482{left:69px;bottom:354px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tk_2482{left:69px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tl_2482{left:69px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tm_2482{left:69px;bottom:298px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tn_2482{left:69px;bottom:281px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_2482{left:69px;bottom:264px;letter-spacing:-0.13px;word-spacing:-0.66px;}
#tp_2482{left:69px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tq_2482{left:69px;bottom:224px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_2482{left:69px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#ts_2482{left:69px;bottom:191px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_2482{left:69px;bottom:174px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_2482{left:69px;bottom:151px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tv_2482{left:69px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tw_2482{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#tx_2482{left:78px;bottom:1048px;letter-spacing:-0.12px;}
#ty_2482{left:337px;bottom:1065px;letter-spacing:-0.11px;}
#tz_2482{left:337px;bottom:1048px;letter-spacing:-0.09px;}
#t10_2482{left:383px;bottom:1065px;letter-spacing:-0.15px;}
#t11_2482{left:383px;bottom:1048px;letter-spacing:-0.08px;}
#t12_2482{left:383px;bottom:1031px;letter-spacing:-0.15px;}
#t13_2482{left:442px;bottom:1065px;letter-spacing:-0.12px;}
#t14_2482{left:442px;bottom:1048px;letter-spacing:-0.12px;}
#t15_2482{left:442px;bottom:1031px;letter-spacing:-0.12px;}
#t16_2482{left:509px;bottom:1065px;letter-spacing:-0.12px;}
#t17_2482{left:78px;bottom:1008px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_2482{left:78px;bottom:991px;letter-spacing:-0.15px;}
#t19_2482{left:337px;bottom:1008px;}
#t1a_2482{left:383px;bottom:1008px;letter-spacing:-0.11px;}
#t1b_2482{left:442px;bottom:1008px;letter-spacing:-0.14px;}
#t1c_2482{left:509px;bottom:1008px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t1d_2482{left:509px;bottom:991px;letter-spacing:-0.12px;}
#t1e_2482{left:509px;bottom:975px;letter-spacing:-0.12px;}
#t1f_2482{left:509px;bottom:958px;letter-spacing:-0.15px;}
#t1g_2482{left:78px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_2482{left:78px;bottom:918px;letter-spacing:-0.15px;}
#t1i_2482{left:337px;bottom:935px;}
#t1j_2482{left:383px;bottom:935px;letter-spacing:-0.11px;}
#t1k_2482{left:442px;bottom:935px;letter-spacing:-0.14px;}
#t1l_2482{left:509px;bottom:935px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t1m_2482{left:509px;bottom:918px;letter-spacing:-0.12px;}
#t1n_2482{left:509px;bottom:901px;letter-spacing:-0.12px;}
#t1o_2482{left:509px;bottom:885px;letter-spacing:-0.15px;}
#t1p_2482{left:78px;bottom:862px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_2482{left:78px;bottom:845px;letter-spacing:-0.15px;}
#t1r_2482{left:337px;bottom:862px;}
#t1s_2482{left:383px;bottom:862px;letter-spacing:-0.11px;}
#t1t_2482{left:442px;bottom:862px;letter-spacing:-0.14px;}
#t1u_2482{left:509px;bottom:862px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t1v_2482{left:509px;bottom:845px;letter-spacing:-0.12px;}
#t1w_2482{left:509px;bottom:828px;letter-spacing:-0.12px;}
#t1x_2482{left:509px;bottom:811px;letter-spacing:-0.15px;}
#t1y_2482{left:78px;bottom:788px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_2482{left:78px;bottom:771px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t20_2482{left:337px;bottom:788px;}
#t21_2482{left:383px;bottom:788px;letter-spacing:-0.13px;}
#t22_2482{left:442px;bottom:788px;letter-spacing:-0.17px;}
#t23_2482{left:509px;bottom:788px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t24_2482{left:509px;bottom:771px;letter-spacing:-0.12px;}
#t25_2482{left:509px;bottom:755px;letter-spacing:-0.12px;}
#t26_2482{left:509px;bottom:738px;letter-spacing:-0.15px;}
#t27_2482{left:88px;bottom:657px;letter-spacing:-0.15px;}
#t28_2482{left:198px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t29_2482{left:373px;bottom:657px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2a_2482{left:552px;bottom:657px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2b_2482{left:729px;bottom:657px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2c_2482{left:103px;bottom:632px;}
#t2d_2482{left:183px;bottom:632px;letter-spacing:-0.12px;}
#t2e_2482{left:337px;bottom:632px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_2482{left:332px;bottom:616px;letter-spacing:-0.12px;}
#t2g_2482{left:540px;bottom:632px;letter-spacing:-0.11px;}
#t2h_2482{left:750px;bottom:632px;letter-spacing:-0.16px;}

.s1_2482{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2482{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2482{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2482{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2482{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2482{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_2482{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2482" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2482Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2482" style="-webkit-user-select: none;"><object width="935" height="1210" data="2482/2482.svg" type="image/svg+xml" id="pdf2482" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2482" class="t s1_2482">VPGATHERDQ/VPGATHERQQ—Gather Packed Qword Values Using Signed Dword/Qword Indices </span>
<span id="t2_2482" class="t s2_2482">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2482" class="t s1_2482">5-520 </span><span id="t4_2482" class="t s1_2482">Vol. 2C </span>
<span id="t5_2482" class="t s3_2482">VPGATHERDQ/VPGATHERQQ—Gather Packed Qword Values Using Signed Dword/Qword Indices </span>
<span id="t6_2482" class="t s4_2482">Instruction Operand Encoding </span>
<span id="t7_2482" class="t s4_2482">Description </span>
<span id="t8_2482" class="t s5_2482">The instruction conditionally loads up to 2 or 4 qword values from memory addresses specified by the memory </span>
<span id="t9_2482" class="t s5_2482">operand (the second operand) and using qword indices. The memory operand uses the VSIB form of the SIB byte </span>
<span id="ta_2482" class="t s5_2482">to specify a general purpose register operand as the common base, a vector register for an array of indices relative </span>
<span id="tb_2482" class="t s5_2482">to the base and a constant scale factor. </span>
<span id="tc_2482" class="t s5_2482">The mask operand (the third operand) specifies the conditional load operation from each memory address and the </span>
<span id="td_2482" class="t s5_2482">corresponding update of each data element of the destination operand (the first operand). Conditionality is speci- </span>
<span id="te_2482" class="t s5_2482">fied by the most significant bit of each data element of the mask register. If an element’s mask bit is not set, the </span>
<span id="tf_2482" class="t s5_2482">corresponding element of the destination register is left unchanged. The width of data element in the destination </span>
<span id="tg_2482" class="t s5_2482">register and mask register are identical. The entire mask register will be set to zero by this instruction unless the </span>
<span id="th_2482" class="t s5_2482">instruction causes an exception. </span>
<span id="ti_2482" class="t s5_2482">Using dword indices in the lower half of the mask register, the instruction conditionally loads up to 2 or 4 qword </span>
<span id="tj_2482" class="t s5_2482">values from the VSIB addressing memory operand, and updates the destination register. </span>
<span id="tk_2482" class="t s5_2482">This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception </span>
<span id="tl_2482" class="t s5_2482">is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination </span>
<span id="tm_2482" class="t s5_2482">register and the mask operand are partially updated; those elements that have been gathered are placed into the </span>
<span id="tn_2482" class="t s5_2482">destination register and have their mask bits set to zero. If any traps or interrupts are pending from already gath- </span>
<span id="to_2482" class="t s5_2482">ered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction </span>
<span id="tp_2482" class="t s5_2482">breakpoint is not re-triggered when the instruction is continued. </span>
<span id="tq_2482" class="t s5_2482">If the data size and index size are different, part of the destination register and part of the mask register do not </span>
<span id="tr_2482" class="t s5_2482">correspond to any elements being gathered. This instruction sets those parts to zero. It may do this to one or both </span>
<span id="ts_2482" class="t s5_2482">of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception </span>
<span id="tt_2482" class="t s5_2482">before gathering any elements. </span>
<span id="tu_2482" class="t s5_2482">VEX.128 version: The instruction will gather two qword values. For dword indices, only the lower two indices in the </span>
<span id="tv_2482" class="t s5_2482">vector index register are used. </span>
<span id="tw_2482" class="t s6_2482">Opcode/ </span>
<span id="tx_2482" class="t s6_2482">Instruction </span>
<span id="ty_2482" class="t s6_2482">Op/ </span>
<span id="tz_2482" class="t s6_2482">En </span>
<span id="t10_2482" class="t s6_2482">64/32 </span>
<span id="t11_2482" class="t s6_2482">-bit </span>
<span id="t12_2482" class="t s6_2482">Mode </span>
<span id="t13_2482" class="t s6_2482">CPUID </span>
<span id="t14_2482" class="t s6_2482">Feature </span>
<span id="t15_2482" class="t s6_2482">Flag </span>
<span id="t16_2482" class="t s6_2482">Description </span>
<span id="t17_2482" class="t s7_2482">VEX.128.66.0F38.W1 90 /r </span>
<span id="t18_2482" class="t s7_2482">VPGATHERDQ xmm1, vm32x, xmm2 </span>
<span id="t19_2482" class="t s7_2482">A </span><span id="t1a_2482" class="t s7_2482">V/V </span><span id="t1b_2482" class="t s7_2482">AVX2 </span><span id="t1c_2482" class="t s7_2482">Using dword indices specified in vm32x, gather qword val- </span>
<span id="t1d_2482" class="t s7_2482">ues from memory conditioned on mask specified by </span>
<span id="t1e_2482" class="t s7_2482">xmm2. Conditionally gathered elements are merged into </span>
<span id="t1f_2482" class="t s7_2482">xmm1. </span>
<span id="t1g_2482" class="t s7_2482">VEX.128.66.0F38.W1 91 /r </span>
<span id="t1h_2482" class="t s7_2482">VPGATHERQQ xmm1, vm64x, xmm2 </span>
<span id="t1i_2482" class="t s7_2482">A </span><span id="t1j_2482" class="t s7_2482">V/V </span><span id="t1k_2482" class="t s7_2482">AVX2 </span><span id="t1l_2482" class="t s7_2482">Using qword indices specified in vm64x, gather qword val- </span>
<span id="t1m_2482" class="t s7_2482">ues from memory conditioned on mask specified by </span>
<span id="t1n_2482" class="t s7_2482">xmm2. Conditionally gathered elements are merged into </span>
<span id="t1o_2482" class="t s7_2482">xmm1. </span>
<span id="t1p_2482" class="t s7_2482">VEX.256.66.0F38.W1 90 /r </span>
<span id="t1q_2482" class="t s7_2482">VPGATHERDQ ymm1, vm32x, ymm2 </span>
<span id="t1r_2482" class="t s7_2482">A </span><span id="t1s_2482" class="t s7_2482">V/V </span><span id="t1t_2482" class="t s7_2482">AVX2 </span><span id="t1u_2482" class="t s7_2482">Using dword indices specified in vm32x, gather qword val- </span>
<span id="t1v_2482" class="t s7_2482">ues from memory conditioned on mask specified by </span>
<span id="t1w_2482" class="t s7_2482">ymm2. Conditionally gathered elements are merged into </span>
<span id="t1x_2482" class="t s7_2482">ymm1. </span>
<span id="t1y_2482" class="t s7_2482">VEX.256.66.0F38.W1 91 /r </span>
<span id="t1z_2482" class="t s7_2482">VPGATHERQQ ymm1, vm64y, ymm2 </span>
<span id="t20_2482" class="t s7_2482">A </span><span id="t21_2482" class="t s7_2482">V/V </span><span id="t22_2482" class="t s7_2482">AVX2 </span><span id="t23_2482" class="t s7_2482">Using qword indices specified in vm64y, gather qword val- </span>
<span id="t24_2482" class="t s7_2482">ues from memory conditioned on mask specified by </span>
<span id="t25_2482" class="t s7_2482">ymm2. Conditionally gathered elements are merged into </span>
<span id="t26_2482" class="t s7_2482">ymm1. </span>
<span id="t27_2482" class="t s6_2482">Op/En </span><span id="t28_2482" class="t s6_2482">Operand 1 </span><span id="t29_2482" class="t s6_2482">Operand 2 </span><span id="t2a_2482" class="t s6_2482">Operand 3 </span><span id="t2b_2482" class="t s6_2482">Operand 4 </span>
<span id="t2c_2482" class="t s7_2482">A </span><span id="t2d_2482" class="t s7_2482">ModRM:reg (r,w) </span><span id="t2e_2482" class="t s7_2482">BaseReg (R): VSIB:base, </span>
<span id="t2f_2482" class="t s7_2482">VectorReg(R): VSIB:index </span>
<span id="t2g_2482" class="t s7_2482">VEX.vvvv (r, w) </span><span id="t2h_2482" class="t s7_2482">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
