{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 14:05:43 2019 " "Info: Processing started: Mon May 06 14:05:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Accumulator-lab2 -c Accumulator-lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Accumulator-lab2 -c Accumulator-lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK50 " "Info: Assuming node \"CLK50\" is an undefined clock" {  } { { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { -120 376 544 -104 "CLK50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "HAND_CLK " "Info: Assuming node \"HAND_CLK\" is an undefined clock" {  } { { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 88 -48 120 104 "HAND_CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HAND_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK50 memory newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 153.82 MHz 6.501 ns Internal " "Info: Clock \"CLK50\" has Internal fmax of 153.82 MHz between source memory \"newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]\" (period= 6.501 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.273 ns + Longest memory register " "Info: + Longest memory to register delay is 6.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y19; Fanout = 8; MEM Node = 'newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "C:/altera/91sp2/quartus/lab2/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|q_a\[4\] 2 MEM M4K_X52_Y19 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y19; Fanout = 3; MEM Node = 'newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "C:/altera/91sp2/quartus/lab2/db/altsyncram_7f71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.398 ns) 4.076 ns newlcd:inst\|LCD_Display:inst\|Equal0~0 3 COMB LCCOMB_X53_Y19_N18 9 " "Info: 3: + IC(0.685 ns) + CELL(0.398 ns) = 4.076 ns; Loc. = LCCOMB_X53_Y19_N18; Fanout = 9; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] newlcd:inst|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.150 ns) 4.516 ns newlcd:inst\|LCD_Display:inst\|Next_Char\[3\]~6 4 COMB LCCOMB_X53_Y19_N16 4 " "Info: 4: + IC(0.290 ns) + CELL(0.150 ns) = 4.516 ns; Loc. = LCCOMB_X53_Y19_N16; Fanout = 4; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Next_Char\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.440 ns" { newlcd:inst|LCD_Display:inst|Equal0~0 newlcd:inst|LCD_Display:inst|Next_Char[3]~6 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.438 ns) 5.250 ns newlcd:inst\|LCD_Display:inst\|Add1~0 5 COMB LCCOMB_X53_Y19_N14 1 " "Info: 5: + IC(0.296 ns) + CELL(0.438 ns) = 5.250 ns; Loc. = LCCOMB_X53_Y19_N14; Fanout = 1; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { newlcd:inst|LCD_Display:inst|Next_Char[3]~6 newlcd:inst|LCD_Display:inst|Add1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 5.773 ns newlcd:inst\|LCD_Display:inst\|Selector6~3 6 COMB LCCOMB_X53_Y19_N2 1 " "Info: 6: + IC(0.248 ns) + CELL(0.275 ns) = 5.773 ns; Loc. = LCCOMB_X53_Y19_N2; Fanout = 1; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { newlcd:inst|LCD_Display:inst|Add1~0 newlcd:inst|LCD_Display:inst|Selector6~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 6.189 ns newlcd:inst\|LCD_Display:inst\|Selector6~4 7 COMB LCCOMB_X53_Y19_N26 1 " "Info: 7: + IC(0.266 ns) + CELL(0.150 ns) = 6.189 ns; Loc. = LCCOMB_X53_Y19_N26; Fanout = 1; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Selector6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { newlcd:inst|LCD_Display:inst|Selector6~3 newlcd:inst|LCD_Display:inst|Selector6~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.273 ns newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 8 REG LCFF_X53_Y19_N27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.273 ns; Loc. = LCFF_X53_Y19_N27; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst|LCD_Display:inst|Selector6~4 newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.488 ns ( 71.54 % ) " "Info: Total cell delay = 4.488 ns ( 71.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.785 ns ( 28.46 % ) " "Info: Total interconnect delay = 1.785 ns ( 28.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] newlcd:inst|LCD_Display:inst|Equal0~0 newlcd:inst|LCD_Display:inst|Next_Char[3]~6 newlcd:inst|LCD_Display:inst|Add1~0 newlcd:inst|LCD_Display:inst|Selector6~3 newlcd:inst|LCD_Display:inst|Selector6~4 newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] {} newlcd:inst|LCD_Display:inst|Equal0~0 {} newlcd:inst|LCD_Display:inst|Next_Char[3]~6 {} newlcd:inst|LCD_Display:inst|Add1~0 {} newlcd:inst|LCD_Display:inst|Selector6~3 {} newlcd:inst|LCD_Display:inst|Selector6~4 {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.685ns 0.290ns 0.296ns 0.248ns 0.266ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.438ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.055 ns - Smallest " "Info: - Smallest clock skew is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 destination 6.827 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK50\" to destination register is 6.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { -120 376 544 -104 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(0.787 ns) 3.565 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X50_Y20_N25 2 " "Info: 2: + IC(1.779 ns) + CELL(0.787 ns) = 3.565 ns; Loc. = LCFF_X50_Y20_N25; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.000 ns) 5.273 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G5 44 " "Info: 3: + IC(1.708 ns) + CELL(0.000 ns) = 5.273 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 6.827 ns newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 4 REG LCFF_X53_Y19_N27 2 " "Info: 4: + IC(1.017 ns) + CELL(0.537 ns) = 6.827 ns; Loc. = LCFF_X53_Y19_N27; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.03 % ) " "Info: Total cell delay = 2.323 ns ( 34.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.504 ns ( 65.97 % ) " "Info: Total interconnect delay = 4.504 ns ( 65.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.827 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.827 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.779ns 1.708ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 source 6.882 ns - Longest memory " "Info: - Longest clock path from clock \"CLK50\" to source memory is 6.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { -120 376 544 -104 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(0.787 ns) 3.565 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X50_Y20_N25 2 " "Info: 2: + IC(1.779 ns) + CELL(0.787 ns) = 3.565 ns; Loc. = LCFF_X50_Y20_N25; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.000 ns) 5.273 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G5 44 " "Info: 3: + IC(1.708 ns) + CELL(0.000 ns) = 5.273 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.661 ns) 6.882 ns newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X52_Y19 8 " "Info: 4: + IC(0.948 ns) + CELL(0.661 ns) = 6.882 ns; Loc. = M4K_X52_Y19; Fanout = 8; MEM Node = 'newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "C:/altera/91sp2/quartus/lab2/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 35.56 % ) " "Info: Total cell delay = 2.447 ns ( 35.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.435 ns ( 64.44 % ) " "Info: Total interconnect delay = 4.435 ns ( 64.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.882 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.882 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.779ns 1.708ns 0.948ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.827 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.827 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.779ns 1.708ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.882 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.882 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.779ns 1.708ns 0.948ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_7f71.tdf" "" { Text "C:/altera/91sp2/quartus/lab2/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] newlcd:inst|LCD_Display:inst|Equal0~0 newlcd:inst|LCD_Display:inst|Next_Char[3]~6 newlcd:inst|LCD_Display:inst|Add1~0 newlcd:inst|LCD_Display:inst|Selector6~3 newlcd:inst|LCD_Display:inst|Selector6~4 newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] {} newlcd:inst|LCD_Display:inst|Equal0~0 {} newlcd:inst|LCD_Display:inst|Next_Char[3]~6 {} newlcd:inst|LCD_Display:inst|Add1~0 {} newlcd:inst|LCD_Display:inst|Selector6~3 {} newlcd:inst|LCD_Display:inst|Selector6~4 {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.685ns 0.290ns 0.296ns 0.248ns 0.266ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.438ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.827 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.827 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.779ns 1.708ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.882 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.882 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.779ns 1.708ns 0.948ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "HAND_CLK register Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] register Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] 416.32 MHz 2.402 ns Internal " "Info: Clock \"HAND_CLK\" has Internal fmax of 416.32 MHz between source register \"Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 2.402 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.188 ns + Longest register register " "Info: + Longest register to register delay is 2.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X55_Y19_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y19_N17; Fanout = 4; REG Node = 'Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.275 ns) 0.595 ns Accumulator:inst38\|Adder8_4bits:inst\|FA:inst1\|inst7~0 2 COMB LCCOMB_X55_Y19_N6 3 " "Info: 2: + IC(0.320 ns) + CELL(0.275 ns) = 0.595 ns; Loc. = LCCOMB_X55_Y19_N6; Fanout = 3; COMB Node = 'Accumulator:inst38\|Adder8_4bits:inst\|FA:inst1\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst7~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/FA.bdf" { { 176 456 520 224 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.996 ns Accumulator:inst38\|Adder8_4bits:inst\|FA:inst2\|inst7~0 3 COMB LCCOMB_X55_Y19_N0 2 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.996 ns; Loc. = LCCOMB_X55_Y19_N0; Fanout = 2; COMB Node = 'Accumulator:inst38\|Adder8_4bits:inst\|FA:inst2\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst7~0 Accumulator:inst38|Adder8_4bits:inst|FA:inst2|inst7~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/FA.bdf" { { 176 456 520 224 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.420 ns) 1.674 ns Accumulator:inst38\|Adder8_4bits:inst\|FA:inst3\|inst7~0 4 COMB LCCOMB_X55_Y19_N28 4 " "Info: 4: + IC(0.258 ns) + CELL(0.420 ns) = 1.674 ns; Loc. = LCCOMB_X55_Y19_N28; Fanout = 4; COMB Node = 'Accumulator:inst38\|Adder8_4bits:inst\|FA:inst3\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { Accumulator:inst38|Adder8_4bits:inst|FA:inst2|inst7~0 Accumulator:inst38|Adder8_4bits:inst|FA:inst3|inst7~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/FA.bdf" { { 176 456 520 224 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 2.104 ns Accumulator:inst38\|Adder8_4bits:inst\|HA:inst6\|inst 5 COMB LCCOMB_X55_Y19_N2 1 " "Info: 5: + IC(0.280 ns) + CELL(0.150 ns) = 2.104 ns; Loc. = LCCOMB_X55_Y19_N2; Fanout = 1; COMB Node = 'Accumulator:inst38\|Adder8_4bits:inst\|HA:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { Accumulator:inst38|Adder8_4bits:inst|FA:inst3|inst7~0 Accumulator:inst38|Adder8_4bits:inst|HA:inst6|inst } "NODE_NAME" } } { "HA.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/HA.bdf" { { -8 280 344 40 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.188 ns Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] 6 REG LCFF_X55_Y19_N3 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.188 ns; Loc. = LCFF_X55_Y19_N3; Fanout = 3; REG Node = 'Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Accumulator:inst38|Adder8_4bits:inst|HA:inst6|inst Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.079 ns ( 49.31 % ) " "Info: Total cell delay = 1.079 ns ( 49.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.109 ns ( 50.69 % ) " "Info: Total interconnect delay = 1.109 ns ( 50.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst7~0 Accumulator:inst38|Adder8_4bits:inst|FA:inst2|inst7~0 Accumulator:inst38|Adder8_4bits:inst|FA:inst3|inst7~0 Accumulator:inst38|Adder8_4bits:inst|HA:inst6|inst Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.188 ns" { Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst7~0 {} Accumulator:inst38|Adder8_4bits:inst|FA:inst2|inst7~0 {} Accumulator:inst38|Adder8_4bits:inst|FA:inst3|inst7~0 {} Accumulator:inst38|Adder8_4bits:inst|HA:inst6|inst {} Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.320ns 0.251ns 0.258ns 0.280ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HAND_CLK destination 2.593 ns + Shortest register " "Info: + Shortest clock path from clock \"HAND_CLK\" to destination register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns HAND_CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HAND_CLK } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 88 -48 120 104 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns HAND_CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 88 -48 120 104 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns HAND_CLK~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 88 -48 120 104 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.593 ns Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X55_Y19_N3 3 " "Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X55_Y19_N3; Fanout = 3; REG Node = 'Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { HAND_CLK~clkctrl Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.16 % ) " "Info: Total cell delay = 1.534 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.059 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.018ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HAND_CLK source 2.593 ns - Longest register " "Info: - Longest clock path from clock \"HAND_CLK\" to source register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns HAND_CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HAND_CLK } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 88 -48 120 104 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns HAND_CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 88 -48 120 104 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns HAND_CLK~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 88 -48 120 104 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.593 ns Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X55_Y19_N17 4 " "Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X55_Y19_N17; Fanout = 4; REG Node = 'Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { HAND_CLK~clkctrl Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.16 % ) " "Info: Total cell delay = 1.534 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.059 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.018ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.018ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.018ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst7~0 Accumulator:inst38|Adder8_4bits:inst|FA:inst2|inst7~0 Accumulator:inst38|Adder8_4bits:inst|FA:inst3|inst7~0 Accumulator:inst38|Adder8_4bits:inst|HA:inst6|inst Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.188 ns" { Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst7~0 {} Accumulator:inst38|Adder8_4bits:inst|FA:inst2|inst7~0 {} Accumulator:inst38|Adder8_4bits:inst|FA:inst3|inst7~0 {} Accumulator:inst38|Adder8_4bits:inst|HA:inst6|inst {} Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.320ns 0.251ns 0.258ns 0.280ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.420ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.018ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.018ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[9\] Reset CLK50 5.374 ns register " "Info: tsu for register \"newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[9\]\" (data pin = \"Reset\", clock pin = \"CLK50\") is 5.374 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.081 ns + Longest pin register " "Info: + Longest pin to register delay is 8.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Reset 1 PIN PIN_G26 49 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 49; PIN Node = 'Reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 40 -48 120 56 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.739 ns) + CELL(0.275 ns) 6.876 ns newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[18\]~50 2 COMB LCCOMB_X51_Y20_N22 20 " "Info: 2: + IC(5.739 ns) + CELL(0.275 ns) = 6.876 ns; Loc. = LCCOMB_X51_Y20_N22; Fanout = 20; COMB Node = 'newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[18\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.014 ns" { Reset newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[18]~50 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.510 ns) 8.081 ns newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X51_Y21_N31 3 " "Info: 3: + IC(0.695 ns) + CELL(0.510 ns) = 8.081 ns; Loc. = LCFF_X51_Y21_N31; Fanout = 3; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[18]~50 newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 20.38 % ) " "Info: Total cell delay = 1.647 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.434 ns ( 79.62 % ) " "Info: Total interconnect delay = 6.434 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.081 ns" { Reset newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[18]~50 newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.081 ns" { Reset {} Reset~combout {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[18]~50 {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 5.739ns 0.695ns } { 0.000ns 0.862ns 0.275ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 destination 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK50\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { -120 376 544 -104 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK50~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK50 CLK50~clkctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { -120 376 544 -104 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X51_Y21_N31 3 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X51_Y21_N31; Fanout = 3; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLK50~clkctrl newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK50 CLK50~clkctrl newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK50 {} CLK50~combout {} CLK50~clkctrl {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.081 ns" { Reset newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[18]~50 newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.081 ns" { Reset {} Reset~combout {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[18]~50 {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 5.739ns 0.695ns } { 0.000ns 0.862ns 0.275ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK50 CLK50~clkctrl newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK50 {} CLK50~combout {} CLK50~clkctrl {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK50 LCD_RW newlcd:inst\|LCD_Display:inst\|LCD_RW_INT 14.529 ns register " "Info: tco from clock \"CLK50\" to destination pin \"LCD_RW\" through register \"newlcd:inst\|LCD_Display:inst\|LCD_RW_INT\" is 14.529 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 source 6.828 ns + Longest register " "Info: + Longest clock path from clock \"CLK50\" to source register is 6.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { -120 376 544 -104 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(0.787 ns) 3.565 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X50_Y20_N25 2 " "Info: 2: + IC(1.779 ns) + CELL(0.787 ns) = 3.565 ns; Loc. = LCFF_X50_Y20_N25; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.000 ns) 5.273 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G5 44 " "Info: 3: + IC(1.708 ns) + CELL(0.000 ns) = 5.273 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 6.828 ns newlcd:inst\|LCD_Display:inst\|LCD_RW_INT 4 REG LCFF_X54_Y19_N9 9 " "Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 6.828 ns; Loc. = LCFF_X54_Y19_N9; Fanout = 9; REG Node = 'newlcd:inst\|LCD_Display:inst\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.02 % ) " "Info: Total cell delay = 2.323 ns ( 34.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.505 ns ( 65.98 % ) " "Info: Total interconnect delay = 4.505 ns ( 65.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.828 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.828 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|LCD_RW_INT {} } { 0.000ns 0.000ns 1.779ns 1.708ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.451 ns + Longest register pin " "Info: + Longest register to pin delay is 7.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst\|LCD_Display:inst\|LCD_RW_INT 1 REG LCFF_X54_Y19_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y19_N9; Fanout = 9; REG Node = 'newlcd:inst\|LCD_Display:inst\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.819 ns) + CELL(2.632 ns) 7.451 ns LCD_RW 2 PIN PIN_K4 0 " "Info: 2: + IC(4.819 ns) + CELL(2.632 ns) = 7.451 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'LCD_RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 48 960 1136 64 "LCD_RW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 35.32 % ) " "Info: Total cell delay = 2.632 ns ( 35.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.819 ns ( 64.68 % ) " "Info: Total interconnect delay = 4.819 ns ( 64.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT {} LCD_RW {} } { 0.000ns 4.819ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.828 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.828 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|LCD_RW_INT {} } { 0.000ns 0.000ns 1.779ns 1.708ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT {} LCD_RW {} } { 0.000ns 4.819ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] DIP\[1\] HAND_CLK 0.740 ns register " "Info: th for register \"Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"DIP\[1\]\", clock pin = \"HAND_CLK\") is 0.740 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HAND_CLK destination 2.593 ns + Longest register " "Info: + Longest clock path from clock \"HAND_CLK\" to destination register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns HAND_CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HAND_CLK } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 88 -48 120 104 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns HAND_CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 88 -48 120 104 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns HAND_CLK~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 88 -48 120 104 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.593 ns Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X55_Y19_N23 3 " "Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X55_Y19_N23; Fanout = 3; REG Node = 'Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { HAND_CLK~clkctrl Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.16 % ) " "Info: Total cell delay = 1.534 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.059 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.018ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.119 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DIP\[1\] 1 PIN PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'DIP\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIP[1] } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/AccBoard.bdf" { { 8 -48 120 24 "DIP\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.150 ns) 2.035 ns Accumulator:inst38\|Adder8_4bits:inst\|FA:inst1\|inst4~0 2 COMB LCCOMB_X55_Y19_N22 1 " "Info: 2: + IC(0.886 ns) + CELL(0.150 ns) = 2.035 ns; Loc. = LCCOMB_X55_Y19_N22; Fanout = 1; COMB Node = 'Accumulator:inst38\|Adder8_4bits:inst\|FA:inst1\|inst4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { DIP[1] Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst4~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab2/FA.bdf" { { -24 424 488 24 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.119 ns Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X55_Y19_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.119 ns; Loc. = LCFF_X55_Y19_N23; Fanout = 3; REG Node = 'Accumulator:inst38\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst4~0 Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 58.19 % ) " "Info: Total cell delay = 1.233 ns ( 58.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.886 ns ( 41.81 % ) " "Info: Total interconnect delay = 0.886 ns ( 41.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { DIP[1] Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst4~0 Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.119 ns" { DIP[1] {} DIP[1]~combout {} Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst4~0 {} Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.886ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.018ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { DIP[1] Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst4~0 Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.119 ns" { DIP[1] {} DIP[1]~combout {} Accumulator:inst38|Adder8_4bits:inst|FA:inst1|inst4~0 {} Accumulator:inst38|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.886ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 14:05:43 2019 " "Info: Processing ended: Mon May 06 14:05:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
