<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>V8 Project: /mnt/V8SourceCode/src/codegen/riscv/extension-riscv-m.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">V8 Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('extension-riscv-m_8cc_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">extension-riscv-m.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="extension-riscv-m_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright 2022 the V8 project authors. All rights reserved.</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// Use of this source code is governed by a BSD-style license that can be</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// found in the LICENSE file.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="extension-riscv-m_8h.html">src/codegen/riscv/extension-riscv-m.h</a>&quot;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8.html">v8</a> {</div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">internal</a> {</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// RV32M Standard Extension</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVM.html#ac94c46e733b68b9eb29c92c25c359a9b">   10</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVM.html#ac94c46e733b68b9eb29c92c25c359a9b">AssemblerRISCVM::mul</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000001, 0b000, rd, rs1, rs2);</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;}</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVM.html#a8ce1280c860e20059d088c8ed70b7301">   14</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVM.html#a8ce1280c860e20059d088c8ed70b7301">AssemblerRISCVM::mulh</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000001, 0b001, rd, rs1, rs2);</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;}</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVM.html#a906cab8e95890a8c22a9751c3e032df8">   18</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVM.html#a906cab8e95890a8c22a9751c3e032df8">AssemblerRISCVM::mulhsu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000001, 0b010, rd, rs1, rs2);</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;}</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVM.html#a5109ca4d087841db7e7c9fb22813a98f">   22</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVM.html#a5109ca4d087841db7e7c9fb22813a98f">AssemblerRISCVM::mulhu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000001, 0b011, rd, rs1, rs2);</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;}</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVM.html#ae5ffd4a87a52a45d4b37339e6c4bc650">   26</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVM.html#ae5ffd4a87a52a45d4b37339e6c4bc650">AssemblerRISCVM::div</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000001, 0b100, rd, rs1, rs2);</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;}</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVM.html#a69f950c288516d82cc9559690f3e7db3">   30</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVM.html#a69f950c288516d82cc9559690f3e7db3">AssemblerRISCVM::divu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000001, 0b101, rd, rs1, rs2);</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;}</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVM.html#aa826240bcfea86cee0350feaff0866d2">   34</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVM.html#aa826240bcfea86cee0350feaff0866d2">AssemblerRISCVM::rem</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000001, 0b110, rd, rs1, rs2);</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVM.html#ac880e2991f086823696c79cb98caa555">   38</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVM.html#ac880e2991f086823696c79cb98caa555">AssemblerRISCVM::remu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000001, 0b111, rd, rs1, rs2);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;}</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// RV64M Standard Extension (in addition to RV32M)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVM::mulw(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0000001, 0b000, rd, rs1, rs2);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;}</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVM::divw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2) {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0000001, 0b100, rd, rs1, rs2);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVM::divuw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2) {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0000001, 0b101, rd, rs1, rs2);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVM::remw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2) {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0000001, 0b110, rd, rs1, rs2);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVM::remuw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2) {</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0000001, 0b111, rd, rs1, rs2);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}  <span class="comment">// namespace internal</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;}  <span class="comment">// namespace v8</span></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVM_html_a5109ca4d087841db7e7c9fb22813a98f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVM.html#a5109ca4d087841db7e7c9fb22813a98f">v8::internal::AssemblerRISCVM::mulhu</a></div><div class="ttdeci">void mulhu(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-m_8cc_source.html#l00022">extension-riscv-m.cc:22</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVM_html_a69f950c288516d82cc9559690f3e7db3"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVM.html#a69f950c288516d82cc9559690f3e7db3">v8::internal::AssemblerRISCVM::divu</a></div><div class="ttdeci">void divu(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-m_8cc_source.html#l00030">extension-riscv-m.cc:30</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVM_html_a8ce1280c860e20059d088c8ed70b7301"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVM.html#a8ce1280c860e20059d088c8ed70b7301">v8::internal::AssemblerRISCVM::mulh</a></div><div class="ttdeci">void mulh(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-m_8cc_source.html#l00014">extension-riscv-m.cc:14</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVM_html_a906cab8e95890a8c22a9751c3e032df8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVM.html#a906cab8e95890a8c22a9751c3e032df8">v8::internal::AssemblerRISCVM::mulhsu</a></div><div class="ttdeci">void mulhsu(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-m_8cc_source.html#l00018">extension-riscv-m.cc:18</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVM_html_aa826240bcfea86cee0350feaff0866d2"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVM.html#aa826240bcfea86cee0350feaff0866d2">v8::internal::AssemblerRISCVM::rem</a></div><div class="ttdeci">void rem(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-m_8cc_source.html#l00034">extension-riscv-m.cc:34</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVM_html_ac880e2991f086823696c79cb98caa555"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVM.html#ac880e2991f086823696c79cb98caa555">v8::internal::AssemblerRISCVM::remu</a></div><div class="ttdeci">void remu(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-m_8cc_source.html#l00038">extension-riscv-m.cc:38</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVM_html_ac94c46e733b68b9eb29c92c25c359a9b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVM.html#ac94c46e733b68b9eb29c92c25c359a9b">v8::internal::AssemblerRISCVM::mul</a></div><div class="ttdeci">void mul(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-m_8cc_source.html#l00010">extension-riscv-m.cc:10</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVM_html_ae5ffd4a87a52a45d4b37339e6c4bc650"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVM.html#ae5ffd4a87a52a45d4b37339e6c4bc650">v8::internal::AssemblerRISCVM::div</a></div><div class="ttdeci">void div(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-m_8cc_source.html#l00026">extension-riscv-m.cc:26</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a6d62f231a18981751b4d4f7d8884818c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">v8::internal::AssemblerRiscvBase::GenInstrALUW_rr</a></div><div class="ttdeci">void GenInstrALUW_rr(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00442">base-assembler-riscv.cc:442</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a80a20f91bb79415095888c2bf7a51c56"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">v8::internal::AssemblerRiscvBase::GenInstrALU_rr</a></div><div class="ttdeci">void GenInstrALU_rr(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00419">base-assembler-riscv.cc:419</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Register_html"><div class="ttname"><a href="classv8_1_1internal_1_1Register.html">v8::internal::Register</a></div><div class="ttdef"><b>Definition:</b> <a href="register-arm_8h_source.html#l00070">register-arm.h:70</a></div></div>
<div class="ttc" id="aextension-riscv-m_8h_html"><div class="ttname"><a href="extension-riscv-m_8h.html">extension-riscv-m.h</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_1_1ETWJITInterface_html_a6782da00e5166055555c65db3a9ec7eb"><div class="ttname"><a href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">v8::internal::ETWJITInterface::Register</a></div><div class="ttdeci">void Register()</div><div class="ttdef"><b>Definition:</b> <a href="etw-jit-win_8cc_source.html#l00187">etw-jit-win.cc:187</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5031451934208565c827c86d9eb86c5a"><div class="ttname"><a href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">v8::internal::internal</a></div><div class="ttdeci">internal</div><div class="ttdef"><b>Definition:</b> <a href="wasm-objects-inl_8h_source.html#l00453">wasm-objects-inl.h:453</a></div></div>
<div class="ttc" id="anamespacev8_html"><div class="ttname"><a href="namespacev8.html">v8</a></div><div class="ttdoc">This file provides additional API on top of the default one for making API calls, which come from emb...</div><div class="ttdef"><b>Definition:</b> <a href="api-arguments-inl_8h_source.html#l00019">api-arguments-inl.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19225156eb7ba052e31d1a736469917a.html">mnt</a></li><li class="navelem"><a class="el" href="dir_3536f6d353061322e9ef91134b76e9ed.html">V8SourceCode</a></li><li class="navelem"><a class="el" href="dir_fbd53c45610d490c9fb8d0716db4e3a3.html">src</a></li><li class="navelem"><a class="el" href="dir_313fec8840c8aa07b688695bcdb7b436.html">codegen</a></li><li class="navelem"><a class="el" href="dir_a3d39f0345b5385cefd161658c3b000f.html">riscv</a></li><li class="navelem"><a class="el" href="extension-riscv-m_8cc.html">extension-riscv-m.cc</a></li>
    <li class="footer">Generated on Thu Jun 12 2025 15:54:21 for V8 Project by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
