Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Feb 18 09:48:12 2023
| Host              : ajit2-System-Product-Name running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design            : top_level
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.25 05-13-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 78267 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.940    -6157.146                  12932               255700       -0.010       -0.358                     81               255684        2.633        0.000                       0                 78591  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk                                                                                                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                               {0.000 3.333}        6.667           150.000         
clk_p                                                                                                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                                 {0.000 3.333}        6.667           150.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                                                    4.550        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                                    -0.939    -6148.038                  12922               254443        0.055        0.000                      0               254443        2.633        0.000                       0                 78099  
clk_p                                                                                                                                                                                                                                                  4.550        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                      -0.940    -6157.146                  12932               254443        0.055        0.000                      0               254443        2.633        0.000                       0                 78099  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       10.616        0.000                      0                 1050        0.017        0.000                      0                 1050       24.468        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0_1                                                                                      -0.940    -6157.146                  12932               254443       -0.010       -0.358                     81               254443  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0_1                                                                                      49.574        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                                 clk_out1_clk_wiz_0                                                                                        -0.940    -6157.146                  12932               254443       -0.010       -0.358                     81               254443  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0                                                                                        49.574        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        6.262        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        6.262        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                         5.520        0.000                      0                   91        0.115        0.000                      0                   91  
**async_default**                                                                                    clk_out1_clk_wiz_0_1                                                                                 clk_out1_clk_wiz_0                                                                                         5.520        0.000                      0                   91        0.050        0.000                      0                   91  
**async_default**                                                                                    clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0_1                                                                                       5.520        0.000                      0                   91        0.050        0.000                      0                   91  
**async_default**                                                                                    clk_out1_clk_wiz_0_1                                                                                 clk_out1_clk_wiz_0_1                                                                                       5.521        0.000                      0                   91        0.115        0.000                      0                   91  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.008        0.000                      0                  100        0.112        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :        12922  Failing Endpoints,  Worst Slack       -0.939ns,  Total Violation    -6148.038ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.622ns (38.039%)  route 4.271ns (61.961%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.063    11.229    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.265    
    SLICE_X114Y154       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    10.290    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.622ns (38.039%)  route 4.271ns (61.961%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.063    11.229    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         f  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.265    
    SLICE_X114Y154       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    10.290    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 2.622ns (38.044%)  route 4.270ns (61.956%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.062    11.228    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.265    
    SLICE_X114Y154       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.290    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 2.622ns (38.044%)  route 4.270ns (61.956%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.062    11.228    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         f  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.265    
    SLICE_X114Y154       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.290    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.937ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.699    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.519    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.519    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.937ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.699    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.519    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.519    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.937ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.699    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.519    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.519    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.937ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.699    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.519    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.519    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.937ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.699    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.519    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.519    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.937ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.699    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.519    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.519    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.654    
    SLICE_X118Y113       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.701    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X118Y113       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.654    
    SLICE_X118Y113       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.701    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.730ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.751 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/O
                         net (fo=1, routed)           0.007     2.758    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[42]
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.711     2.455    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/C
                         clock pessimism              0.201     2.656    
    SLICE_X118Y113       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.703    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.730ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.751 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/O
                         net (fo=1, routed)           0.007     2.758    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[42]
    SLICE_X118Y113       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.711     2.455    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/C
                         clock pessimism              0.201     2.656    
    SLICE_X118Y113       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.703    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.534ns (routing 0.655ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.534     2.643    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y117       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.748 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.756    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X118Y117       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y117       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.201     2.654    
    SLICE_X118Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.701    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.534ns (routing 0.655ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.534     2.643    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y117       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.748 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.756    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X118Y117       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y117       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.201     2.654    
    SLICE_X118Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.701    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.736ns (routing 0.655ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.730ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.736     2.845    test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X208Y116       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y116       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.950 r  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.958    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X208Y116       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.930     2.674    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X208Y116       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.182     2.856    
    SLICE_X208Y116       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.903    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.736ns (routing 0.655ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.730ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.736     2.845    test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X208Y116       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y116       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.950 f  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.958    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X208Y116       FDRE                                         f  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.930     2.674    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X208Y116       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.182     2.856    
    SLICE_X208Y116       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.903    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.730ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y112       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X118Y112       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.708     2.452    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y112       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.201     2.653    
    SLICE_X118Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.700    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.730ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y112       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X118Y112       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.708     2.452    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y112       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.201     2.653    
    SLICE_X118Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.700    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clocking/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         6.667       4.667      URAM288_X4Y29  test_inst/conv3_kp2_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK  n/a            0.700         3.333       2.633      URAM288_X4Y28  test_inst/conv3_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         3.333       2.633      URAM288_X4Y29  test_inst/conv3_kp2_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :        12932  Failing Endpoints,  Worst Slack       -0.940ns,  Total Violation    -6157.146ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.622ns (38.039%)  route 4.271ns (61.961%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.063    11.229    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.264    
    SLICE_X114Y154       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    10.289    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.622ns (38.039%)  route 4.271ns (61.961%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.063    11.229    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         f  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.264    
    SLICE_X114Y154       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    10.289    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 2.622ns (38.044%)  route 4.270ns (61.956%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.062    11.228    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.264    
    SLICE_X114Y154       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.289    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 2.622ns (38.044%)  route 4.270ns (61.956%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.062    11.228    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         f  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.264    
    SLICE_X114Y154       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.289    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.654    
    SLICE_X118Y113       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.701    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X118Y113       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.654    
    SLICE_X118Y113       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.701    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.730ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.751 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/O
                         net (fo=1, routed)           0.007     2.758    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[42]
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.711     2.455    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/C
                         clock pessimism              0.201     2.656    
    SLICE_X118Y113       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.703    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.730ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.751 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/O
                         net (fo=1, routed)           0.007     2.758    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[42]
    SLICE_X118Y113       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.711     2.455    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/C
                         clock pessimism              0.201     2.656    
    SLICE_X118Y113       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.703    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.534ns (routing 0.655ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.534     2.643    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y117       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.748 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.756    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X118Y117       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y117       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.201     2.654    
    SLICE_X118Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.701    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.534ns (routing 0.655ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.534     2.643    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y117       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.748 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.756    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X118Y117       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y117       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.201     2.654    
    SLICE_X118Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.701    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.736ns (routing 0.655ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.730ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.736     2.845    test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X208Y116       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y116       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.950 r  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.958    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X208Y116       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.930     2.674    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X208Y116       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.182     2.856    
    SLICE_X208Y116       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.903    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.736ns (routing 0.655ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.730ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.736     2.845    test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X208Y116       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y116       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.950 f  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.958    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X208Y116       FDRE                                         f  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.930     2.674    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X208Y116       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.182     2.856    
    SLICE_X208Y116       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.903    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.730ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y112       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X118Y112       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.708     2.452    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y112       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.201     2.653    
    SLICE_X118Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.700    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.730ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y112       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X118Y112       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.708     2.452    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y112       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.201     2.653    
    SLICE_X118Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.700    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clocking/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         6.667       4.667      URAM288_X4Y29  test_inst/conv3_kp2_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK  n/a            0.700         3.333       2.633      URAM288_X4Y28  test_inst/conv3_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         3.333       2.633      URAM288_X4Y29  test_inst/conv3_kp2_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       10.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.430ns (7.865%)  route 5.037ns (92.135%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y177       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.622    10.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    10.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.236    10.769    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X150Y244       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    10.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.286    12.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[1->0]   
    SLICE_X146Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    12.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.893    14.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.430ns (7.865%)  route 5.037ns (92.135%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y177       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.622    10.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    10.533 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.236    10.769    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X150Y244       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    10.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.286    12.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[1->0]   
    SLICE_X146Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    12.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.893    14.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.430ns (7.865%)  route 5.037ns (92.135%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y177       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.622    10.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    10.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.236    10.769    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X150Y244       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    10.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.286    12.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[1->0]   
    SLICE_X146Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    12.256 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.893    14.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.430ns (7.865%)  route 5.037ns (92.135%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y177       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.622    10.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    10.533 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.236    10.769    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X150Y244       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    10.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.286    12.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[1->0]   
    SLICE_X146Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    12.256 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.893    14.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.370ns (7.304%)  route 4.696ns (92.696%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y177       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     8.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.281    10.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.236    10.368    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X150Y244       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    10.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.286    11.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[1->0]   
    SLICE_X146Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    11.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.893    13.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.370ns (7.304%)  route 4.696ns (92.696%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y177       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     8.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.281    10.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.236    10.368    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X150Y244       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    10.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.286    11.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[1->0]   
    SLICE_X146Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    11.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.893    13.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.370ns (7.304%)  route 4.696ns (92.696%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y177       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     8.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.281    10.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.236    10.368    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X150Y244       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    10.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.286    11.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[1->0]   
    SLICE_X146Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    11.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.893    13.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.370ns (7.304%)  route 4.696ns (92.696%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y177       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     8.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.281    10.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.236    10.368    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X150Y244       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    10.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.286    11.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[1->0]   
    SLICE_X146Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    11.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.893    13.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.318ns (6.278%)  route 4.747ns (93.722%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y177       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.332    10.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    10.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.236    10.367    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X150Y244       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    10.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.286    11.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[1->0]   
    SLICE_X146Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    11.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.893    13.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -13.747    
  -------------------------------------------------------------------
                         slack                                 11.018    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.318ns (6.278%)  route 4.747ns (93.722%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y177       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.332    10.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    10.131 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.236    10.367    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X150Y244       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    10.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.286    11.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[1->0]   
    SLICE_X146Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    11.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.893    13.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -13.747    
  -------------------------------------------------------------------
                         slack                                 11.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.114ns (52.294%)  route 0.104ns (47.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.671ns
    Source Clock Delay      (SCD):    3.749ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Net Delay (Source):      1.320ns (routing 0.330ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.360ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.320     3.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y179       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/Q
                         net (fo=4, routed)           0.068     3.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]
    SLICE_X146Y180       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     3.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]_i_1/O
                         net (fo=1, routed)           0.036     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter__0[0]
    SLICE_X146Y180       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.496     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y180       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/C
                         clock pessimism             -4.781     3.890    
    SLICE_X146Y180       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.950    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.114ns (52.294%)  route 0.104ns (47.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.671ns
    Source Clock Delay      (SCD):    3.749ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Net Delay (Source):      1.320ns (routing 0.330ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.360ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.320     3.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y179       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.807 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/Q
                         net (fo=4, routed)           0.068     3.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]
    SLICE_X146Y180       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     3.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]_i_1/O
                         net (fo=1, routed)           0.036     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter__0[0]
    SLICE_X146Y180       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.496     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y180       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/C
                         clock pessimism             -4.781     3.890    
    SLICE_X146Y180       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.950    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.114ns (52.294%)  route 0.104ns (47.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.671ns
    Source Clock Delay      (SCD):    3.749ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Net Delay (Source):      1.320ns (routing 0.330ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.360ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.320     3.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y179       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/Q
                         net (fo=4, routed)           0.068     3.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]
    SLICE_X146Y180       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     3.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]_i_1/O
                         net (fo=1, routed)           0.036     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter__0[0]
    SLICE_X146Y180       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.496     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y180       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/C
                         clock pessimism             -4.781     3.890    
    SLICE_X146Y180       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.950    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.114ns (52.294%)  route 0.104ns (47.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.671ns
    Source Clock Delay      (SCD):    3.749ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Net Delay (Source):      1.320ns (routing 0.330ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.360ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.320     3.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y179       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.807 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/Q
                         net (fo=4, routed)           0.068     3.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]
    SLICE_X146Y180       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     3.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]_i_1/O
                         net (fo=1, routed)           0.036     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter__0[0]
    SLICE_X146Y180       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.496     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y180       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/C
                         clock pessimism             -4.781     3.890    
    SLICE_X146Y180       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.950    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.639ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    4.832ns
  Clock Net Delay (Source):      1.286ns (routing 0.330ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.360ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.286     3.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[0->1]   
    SLICE_X144Y280       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y280       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.112     3.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X145Y279       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.464     8.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[0->1]   
    SLICE_X145Y279       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -4.832     3.807    
    SLICE_X145Y279       FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.639ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    4.832ns
  Clock Net Delay (Source):      1.286ns (routing 0.330ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.360ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.286     3.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[0->1]   
    SLICE_X144Y280       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y280       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.112     3.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X145Y279       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.464     8.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[0->1]   
    SLICE_X145Y279       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -4.832     3.807    
    SLICE_X145Y279       FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.731%)  route 0.109ns (65.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.749ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    4.890ns
  Clock Net Delay (Source):      1.371ns (routing 0.330ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.360ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.371     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[0->1]   
    SLICE_X149Y291       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y291       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=34, routed)          0.109     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH2
    SLICE_X149Y288       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.574     8.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLR Crossing[0->1]   
    SLICE_X149Y288       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -4.890     3.859    
    SLICE_X149Y288       RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.731%)  route 0.109ns (65.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.749ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    4.890ns
  Clock Net Delay (Source):      1.371ns (routing 0.330ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.360ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.371     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[0->1]   
    SLICE_X149Y291       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y291       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.858 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=34, routed)          0.109     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH2
    SLICE_X149Y288       RAMD32                                       f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.574     8.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLR Crossing[0->1]   
    SLICE_X149Y288       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -4.890     3.859    
    SLICE_X149Y288       RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.731%)  route 0.109ns (65.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.749ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    4.890ns
  Clock Net Delay (Source):      1.371ns (routing 0.330ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.360ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.371     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[0->1]   
    SLICE_X149Y291       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y291       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=34, routed)          0.109     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH2
    SLICE_X149Y288       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.574     8.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLR Crossing[0->1]   
    SLICE_X149Y288       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -4.890     3.859    
    SLICE_X149Y288       RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.731%)  route 0.109ns (65.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.749ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    4.890ns
  Clock Net Delay (Source):      1.371ns (routing 0.330ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.360ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.371     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[0->1]   
    SLICE_X149Y291       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y291       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.858 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=34, routed)          0.109     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH2
    SLICE_X149Y288       RAMD32                                       f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.574     8.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLR Crossing[0->1]   
    SLICE_X149Y288       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -4.890     3.859    
    SLICE_X149Y288       RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y80    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X149Y288  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X149Y287  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :        12932  Failing Endpoints,  Worst Slack       -0.940ns,  Total Violation    -6157.146ns
Hold  :           81  Failing Endpoints,  Worst Slack       -0.010ns,  Total Violation       -0.358ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.622ns (38.039%)  route 4.271ns (61.961%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.063    11.229    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.264    
    SLICE_X114Y154       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    10.289    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.622ns (38.039%)  route 4.271ns (61.961%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.063    11.229    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         f  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.264    
    SLICE_X114Y154       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    10.289    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 2.622ns (38.044%)  route 4.270ns (61.956%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.062    11.228    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.264    
    SLICE_X114Y154       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.289    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 2.622ns (38.044%)  route 4.270ns (61.956%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.062    11.228    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         f  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.264    
    SLICE_X114Y154       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.289    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.654    
                         clock uncertainty            0.064     2.718    
    SLICE_X118Y113       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.765    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X118Y113       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.654    
                         clock uncertainty            0.064     2.718    
    SLICE_X118Y113       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.765    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.730ns, distribution 0.981ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.751 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/O
                         net (fo=1, routed)           0.007     2.758    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[42]
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.711     2.455    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/C
                         clock pessimism              0.201     2.656    
                         clock uncertainty            0.064     2.720    
    SLICE_X118Y113       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.767    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.730ns, distribution 0.981ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.751 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/O
                         net (fo=1, routed)           0.007     2.758    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[42]
    SLICE_X118Y113       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.711     2.455    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/C
                         clock pessimism              0.201     2.656    
                         clock uncertainty            0.064     2.720    
    SLICE_X118Y113       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.767    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.534ns (routing 0.655ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.534     2.643    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y117       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.748 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.756    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X118Y117       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y117       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.201     2.654    
                         clock uncertainty            0.064     2.718    
    SLICE_X118Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.765    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.534ns (routing 0.655ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.534     2.643    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y117       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.748 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.756    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X118Y117       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y117       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.201     2.654    
                         clock uncertainty            0.064     2.718    
    SLICE_X118Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.765    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.655ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.730ns, distribution 1.200ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.736     2.845    test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X208Y116       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y116       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.950 r  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.958    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X208Y116       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.930     2.674    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X208Y116       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.182     2.856    
                         clock uncertainty            0.064     2.920    
    SLICE_X208Y116       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.967    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.655ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.730ns, distribution 1.200ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.736     2.845    test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X208Y116       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y116       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.950 f  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.958    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X208Y116       FDRE                                         f  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.930     2.674    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X208Y116       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.182     2.856    
                         clock uncertainty            0.064     2.920    
    SLICE_X208Y116       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.967    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.730ns, distribution 0.978ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y112       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X118Y112       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.708     2.452    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y112       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.201     2.653    
                         clock uncertainty            0.064     2.717    
    SLICE_X118Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.764    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.730ns, distribution 0.978ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y112       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X118Y112       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.708     2.452    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y112       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.201     2.653    
                         clock uncertainty            0.064     2.717    
    SLICE_X118Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.764    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                 -0.009    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       49.574ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.451ns  (logic 0.080ns (17.738%)  route 0.371ns (82.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y289                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X148Y289       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.371     0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X146Y289       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X146Y289       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                 49.574    

Slack (MET) :             49.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.451ns  (logic 0.080ns (17.738%)  route 0.371ns (82.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y289                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X148Y289       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.371     0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X146Y289       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X146Y289       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                 49.574    

Slack (MET) :             49.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.371ns  (logic 0.076ns (20.485%)  route 0.295ns (79.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y277                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X145Y277       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.295     0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X145Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X145Y275       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                 49.654    

Slack (MET) :             49.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.371ns  (logic 0.076ns (20.485%)  route 0.295ns (79.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y277                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X145Y277       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.295     0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X145Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X145Y275       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                 49.654    

Slack (MET) :             49.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.335ns  (logic 0.079ns (23.582%)  route 0.256ns (76.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y289                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X148Y289       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.256     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X147Y290       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                 49.690    

Slack (MET) :             49.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.335ns  (logic 0.079ns (23.582%)  route 0.256ns (76.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y289                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X148Y289       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.256     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X147Y290       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                 49.690    

Slack (MET) :             49.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.325ns  (logic 0.079ns (24.308%)  route 0.246ns (75.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y289                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X148Y289       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.246     0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X147Y290       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                 49.700    

Slack (MET) :             49.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.325ns  (logic 0.079ns (24.308%)  route 0.246ns (75.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y289                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X148Y289       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.246     0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X147Y290       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                 49.700    

Slack (MET) :             49.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.309ns  (logic 0.080ns (25.890%)  route 0.229ns (74.110%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y278                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X145Y278       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.229     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X145Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X145Y276       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                 49.716    

Slack (MET) :             49.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.309ns  (logic 0.080ns (25.890%)  route 0.229ns (74.110%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y278                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X145Y278       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.229     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X145Y276       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X145Y276       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                 49.716    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :        12932  Failing Endpoints,  Worst Slack       -0.940ns,  Total Violation    -6157.146ns
Hold  :           81  Failing Endpoints,  Worst Slack       -0.010ns,  Total Violation       -0.358ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.622ns (38.039%)  route 4.271ns (61.961%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.063    11.229    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.264    
    SLICE_X114Y154       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    10.289    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.622ns (38.039%)  route 4.271ns (61.961%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.063    11.229    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         f  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.264    
    SLICE_X114Y154       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    10.289    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 2.622ns (38.044%)  route 4.270ns (61.956%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.062    11.228    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.264    
    SLICE_X114Y154       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.289    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 2.622ns (38.044%)  route 4.270ns (61.956%))
  Logic Levels:           10  (LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 10.985 - 6.667 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.318ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.026ns (routing 1.196ns, distribution 1.830ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.087ns, distribution 1.360ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       3.026     4.336    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/clk
    RAMB36_X9Y84         RAMB36E2                                     r  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     5.439 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.475    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_763_n_34
    RAMB36_X9Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.685 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.721    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_764_n_34
    RAMB36_X9Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.931 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.967    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_765_n_34
    RAMB36_X9Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.177 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.213    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_766_n_34
    RAMB36_X9Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.423 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.459    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_767_n_34
    RAMB36_X9Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.669 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.705    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_768_n_34
    RAMB36_X9Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.915 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.951    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_769_n_34
    RAMB36_X9Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.068 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770/DOUTADOUT[1]
                         net (fo=1, routed)           2.296     9.364    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/mem_array_reg_bram_770_n_98
    SLICE_X115Y265       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.401 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7/O
                         net (fo=1, routed)           0.021     9.422    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg[37]_i_7_n_0
    SLICE_X115Y265       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.490 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2/O
                         net (fo=2, routed)           1.639    11.129    test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/read_data_reg_reg[37]_i_2_n_0
    SLR Crossing[1->0]   
    SLICE_X114Y154       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037    11.166 f  test_inst/memoryModule_instance/data_path.operator_memoryXsingleX24X64_2333_block.call_stmt_633_call/core/bb/qDGt1.NTB.Wgen[0].queue_array[0][37]_i_1_comp/O
                         net (fo=2, routed)           0.062    11.228    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]_0[37]
    SLICE_X114Y154       FDRE                                         f  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.447    10.985    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLR Crossing[1->0]   
    SLICE_X114Y154       FDRE                                         r  test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/C
                         clock pessimism             -0.453    10.532    
                         inter-SLR compensation      -0.204    10.328    
                         clock uncertainty           -0.064    10.264    
    SLICE_X114Y154       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.289    test_inst/memoryModule_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.543ns (34.740%)  route 4.777ns (65.260%))
  Logic Levels:           26  (CARRY8=2 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 11.115 - 6.667 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.196ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.087ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.827     4.137    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X122Y59        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y59        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.217 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.296     4.513    test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr_init_2764_buffered[2]
    SLICE_X122Y59        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.637 f  test_inst/loadInput_in1_instance/data_path.addr_init_2764_buf_block.addr_init_2764_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_13_i_3__16/O
                         net (fo=7, routed)           0.162     4.799    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/addr1_2762[2]
    SLICE_X123Y59        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.889 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29/O
                         net (fo=3, routed)           0.112     5.001    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_29_n_0
    SLICE_X123Y59        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.150 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_12__7/O
                         net (fo=2, routed)           0.143     5.293    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/min1_2818[2]
    SLICE_X124Y59        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_6__7/O
                         net (fo=3, routed)           0.215     5.599    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/req_registered_reg[0]_2
    SLICE_X125Y61        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.722 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_19/O
                         net (fo=1, routed)           0.182     5.904    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_4__409_0[0]
    SLICE_X124Y62        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.127     6.031 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.174     6.205    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X125Y62        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.255 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, routed)           0.210     6.465    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X125Y61        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.514 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.091     6.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X126Y61        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.696 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.092     6.788    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X126Y61        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.826 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.233     7.059    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X127Y60        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.095 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, routed)          0.145     7.240    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X127Y59        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.330 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[4]_i_2__88/O
                         net (fo=4, routed)           0.111     7.441    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X127Y57        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.587 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15/O
                         net (fo=1, routed)           0.010     7.597    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_13__15_n_0
    SLICE_X127Y57        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     7.759 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, routed)          0.242     8.001    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X128Y56        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.101 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_10__25/O
                         net (fo=2, routed)           0.164     8.265    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]_0
    SLICE_X129Y54        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     8.355 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45/O
                         net (fo=2, routed)           0.117     8.472    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_5__45_n_0
    SLICE_X129Y52        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.622 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, routed)           0.116     8.738    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
    SLICE_X129Y51        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     8.776 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_15.gj_loadInput_in1_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__688/O
                         net (fo=11, routed)          0.156     8.932    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_15
    SLICE_X129Y50        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.057 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, routed)           0.198     9.255    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X129Y49        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     9.404 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, routed)         0.153     9.557    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
    SLICE_X128Y49        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.657 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2766_phi_seq_6283_block.phi_stmt_2766_phi_seq_6283/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_30__0/O
                         net (fo=1, routed)           0.205     9.862    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y46        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.952 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[2].placeBlock.pI/UnitDelay.ack_i_6__34/O
                         net (fo=1, routed)           0.166    10.118    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_reg_2
    SLICE_X128Y44        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    10.268 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, routed)          0.459    10.727    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
    SLICE_X125Y45        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.762 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__433/O
                         net (fo=1, routed)           0.093    10.855    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/token5_out
    SLICE_X125Y46        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.890 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_185.gj_loadInput_in1_cp_element_group_185/placegen[4].placeBlock.pI/CapGtOne.token_latch[3]_i_3__715/O
                         net (fo=17, routed)          0.274    11.164    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_185
    SLICE_X123Y49        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    11.199 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__59/O
                         net (fo=32, routed)          0.258    11.457    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WE
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.577    11.115    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y51        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA/CLK
                         clock pessimism             -0.352    10.763    
                         clock uncertainty           -0.064    10.698    
    SLICE_X122Y51        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.518    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 -0.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.654    
                         clock uncertainty            0.064     2.718    
    SLICE_X118Y113       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.765    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X118Y113       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.654    
                         clock uncertainty            0.064     2.718    
    SLICE_X118Y113       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.765    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.730ns, distribution 0.981ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.751 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/O
                         net (fo=1, routed)           0.007     2.758    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[42]
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.711     2.455    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/C
                         clock pessimism              0.201     2.656    
                         clock uncertainty            0.064     2.720    
    SLICE_X118Y113       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.767    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.730ns, distribution 0.981ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y113       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y113       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.751 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMA/O
                         net (fo=1, routed)           0.007     2.758    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[42]
    SLICE_X118Y113       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.711     2.455    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y113       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]/C
                         clock pessimism              0.201     2.656    
                         clock uncertainty            0.064     2.720    
    SLICE_X118Y113       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.767    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.534ns (routing 0.655ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.534     2.643    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y117       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.748 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.756    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X118Y117       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y117       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.201     2.654    
                         clock uncertainty            0.064     2.718    
    SLICE_X118Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.765    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.534ns (routing 0.655ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.730ns, distribution 0.979ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.534     2.643    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y117       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.748 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.756    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X118Y117       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.709     2.453    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y117       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.201     2.654    
                         clock uncertainty            0.064     2.718    
    SLICE_X118Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.765    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.655ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.730ns, distribution 1.200ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.736     2.845    test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X208Y116       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y116       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.950 r  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.958    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X208Y116       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.930     2.674    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X208Y116       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.182     2.856    
                         clock uncertainty            0.064     2.920    
    SLICE_X208Y116       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.967    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.655ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.730ns, distribution 1.200ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.736     2.845    test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X208Y116       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y116       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.950 f  test_inst/kernelModule8_instance/data_path.W_ind_2272_delayed_8_0_2425_inst_block.W_ind_2272_delayed_8_0_2425_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.958    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X208Y116       FDRE                                         f  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.930     2.674    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X208Y116       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.182     2.856    
                         clock uncertainty            0.064     2.920    
    SLICE_X208Y116       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.967    test_inst/kernelModule8_instance/data_path.writeToPipe3_call_group_3.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.730ns, distribution 0.978ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y112       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X118Y112       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.708     2.452    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y112       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.201     2.653    
                         clock uncertainty            0.064     2.717    
    SLICE_X118Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.764    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.655ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.730ns, distribution 0.978ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.533     2.642    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y112       RAMD32                                       r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.747 f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.755    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X118Y112       FDRE                                         f  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.708     2.452    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y112       FDRE                                         r  test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.201     2.653    
                         clock uncertainty            0.064     2.717    
    SLICE_X118Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.764    test_inst/READ_K_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                 -0.009    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.574ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.451ns  (logic 0.080ns (17.738%)  route 0.371ns (82.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y289                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X148Y289       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.371     0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X146Y289       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X146Y289       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                 49.574    

Slack (MET) :             49.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.451ns  (logic 0.080ns (17.738%)  route 0.371ns (82.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y289                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X148Y289       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.371     0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X146Y289       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X146Y289       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                 49.574    

Slack (MET) :             49.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.371ns  (logic 0.076ns (20.485%)  route 0.295ns (79.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y277                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X145Y277       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.295     0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X145Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X145Y275       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                 49.654    

Slack (MET) :             49.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.371ns  (logic 0.076ns (20.485%)  route 0.295ns (79.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y277                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X145Y277       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.295     0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X145Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X145Y275       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                 49.654    

Slack (MET) :             49.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.335ns  (logic 0.079ns (23.582%)  route 0.256ns (76.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y289                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X148Y289       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.256     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X147Y290       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                 49.690    

Slack (MET) :             49.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.335ns  (logic 0.079ns (23.582%)  route 0.256ns (76.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y289                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X148Y289       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.256     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X147Y290       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                 49.690    

Slack (MET) :             49.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.325ns  (logic 0.079ns (24.308%)  route 0.246ns (75.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y289                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X148Y289       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.246     0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X147Y290       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                 49.700    

Slack (MET) :             49.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.325ns  (logic 0.079ns (24.308%)  route 0.246ns (75.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y289                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X148Y289       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.246     0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X147Y290       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                 49.700    

Slack (MET) :             49.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.309ns  (logic 0.080ns (25.890%)  route 0.229ns (74.110%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y278                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X145Y278       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.229     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X145Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X145Y276       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                 49.716    

Slack (MET) :             49.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.309ns  (logic 0.080ns (25.890%)  route 0.229ns (74.110%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y278                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X145Y278       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.229     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X145Y276       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X145Y276       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                 49.716    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.262ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.430ns  (logic 0.076ns (17.674%)  route 0.354ns (82.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y276                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X145Y276       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.354     0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X145Y277       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X145Y277       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.430ns  (logic 0.076ns (17.674%)  route 0.354ns (82.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y276                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X145Y276       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.354     0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X145Y277       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X145Y277       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X147Y290       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.300     0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X148Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y290       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X147Y290       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.300     0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X148Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y290       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X147Y290       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.300     0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X148Y291       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y291       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X147Y290       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.300     0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X148Y291       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y291       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.358ns  (logic 0.081ns (22.626%)  route 0.277ns (77.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X147Y290       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X148Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y290       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.358ns  (logic 0.081ns (22.626%)  route 0.277ns (77.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X147Y290       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X148Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y290       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.332ns  (logic 0.081ns (24.398%)  route 0.251ns (75.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X147Y290       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.251     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X148Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y290       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.332ns  (logic 0.081ns (24.398%)  route 0.251ns (75.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X147Y290       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.251     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X148Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y290       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  6.360    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.262ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.430ns  (logic 0.076ns (17.674%)  route 0.354ns (82.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y276                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X145Y276       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.354     0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X145Y277       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X145Y277       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.430ns  (logic 0.076ns (17.674%)  route 0.354ns (82.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y276                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X145Y276       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.354     0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X145Y277       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X145Y277       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X147Y290       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.300     0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X148Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y290       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X147Y290       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.300     0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X148Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y290       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X147Y290       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.300     0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X148Y291       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y291       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X147Y290       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.300     0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X148Y291       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y291       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.358ns  (logic 0.081ns (22.626%)  route 0.277ns (77.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X147Y290       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X148Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y290       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.358ns  (logic 0.081ns (22.626%)  route 0.277ns (77.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X147Y290       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X148Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y290       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.332ns  (logic 0.081ns (24.398%)  route 0.251ns (75.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X147Y290       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.251     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X148Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y290       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.332ns  (logic 0.081ns (24.398%)  route 0.251ns (75.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y290                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X147Y290       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.251     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X148Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X148Y290       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  6.360    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.079ns (8.606%)  route 0.839ns (91.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 11.134 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.087ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.839     5.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X149Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.596    11.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X149Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.344    10.790    
                         clock uncertainty           -0.064    10.725    
    SLICE_X149Y271       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    10.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.659    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.230ns (25.471%)  route 0.673ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 11.139 - 6.667 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.903ns (routing 1.196ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.087ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.903     4.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.445     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X147Y276       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X146Y276       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.601    11.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.285    10.854    
                         clock uncertainty           -0.064    10.789    
    SLICE_X146Y276       FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    10.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.230ns (25.471%)  route 0.673ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 11.139 - 6.667 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.903ns (routing 1.196ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.087ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.903     4.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.445     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X147Y276       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X146Y276       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.601    11.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.285    10.854    
                         clock uncertainty           -0.064    10.789    
    SLICE_X146Y276       FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    10.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.230ns (25.471%)  route 0.673ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 11.139 - 6.667 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.903ns (routing 1.196ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.087ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.903     4.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.445     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X147Y276       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X146Y276       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.601    11.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.285    10.854    
                         clock uncertainty           -0.064    10.789    
    SLICE_X146Y276       FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    10.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.079ns (10.167%)  route 0.698ns (89.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 11.150 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.087ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.698     4.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y272       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.612    11.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y272       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.344    10.806    
                         clock uncertainty           -0.064    10.741    
    SLICE_X150Y272       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    10.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.079ns (10.167%)  route 0.698ns (89.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 11.150 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.087ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.698     4.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y272       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.612    11.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y272       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.344    10.806    
                         clock uncertainty           -0.064    10.741    
    SLICE_X150Y272       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    10.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.079ns (10.167%)  route 0.698ns (89.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 11.150 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.087ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.698     4.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y272       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.612    11.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y272       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.344    10.806    
                         clock uncertainty           -0.064    10.741    
    SLICE_X150Y272       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    10.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.079ns (10.286%)  route 0.689ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 11.141 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.087ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.689     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.603    11.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.344    10.797    
                         clock uncertainty           -0.064    10.732    
    SLICE_X150Y271       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    10.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.079ns (10.286%)  route 0.689ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 11.141 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.087ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.689     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.603    11.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.344    10.797    
                         clock uncertainty           -0.064    10.732    
    SLICE_X150Y271       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    10.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.079ns (10.286%)  route 0.689ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 11.142 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.604ns (routing 1.087ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.689     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y273       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.604    11.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y273       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.344    10.798    
                         clock uncertainty           -0.064    10.733    
    SLICE_X150Y273       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    10.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  5.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.607ns (routing 0.655ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.730ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.607     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y275       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.070     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X151Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.791     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X151Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.196     2.731    
    SLICE_X151Y275       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.333%)  route 0.076ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.607ns (routing 0.655ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.730ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.607     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y275       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.754 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.076     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X150Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.790     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X150Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.196     2.730    
    SLICE_X150Y275       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.201     2.725    
    SLICE_X147Y290       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.201     2.725    
    SLICE_X147Y290       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.201     2.725    
    SLICE_X147Y290       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.201     2.725    
    SLICE_X147Y290       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.201     2.725    
    SLICE_X147Y290       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.730ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.776     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.201     2.720    
    SLICE_X147Y290       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.730ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.776     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.201     2.720    
    SLICE_X147Y290       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.730ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.776     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.201     2.720    
    SLICE_X147Y290       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.079ns (8.606%)  route 0.839ns (91.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 11.134 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.087ns, distribution 1.509ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.839     5.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X149Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.596    11.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X149Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.344    10.790    
                         clock uncertainty           -0.064    10.725    
    SLICE_X149Y271       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    10.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.659    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.230ns (25.471%)  route 0.673ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 11.139 - 6.667 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.903ns (routing 1.196ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.087ns, distribution 1.514ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.903     4.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.445     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X147Y276       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X146Y276       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.601    11.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.285    10.854    
                         clock uncertainty           -0.064    10.789    
    SLICE_X146Y276       FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    10.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.230ns (25.471%)  route 0.673ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 11.139 - 6.667 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.903ns (routing 1.196ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.087ns, distribution 1.514ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.903     4.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.445     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X147Y276       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X146Y276       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.601    11.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.285    10.854    
                         clock uncertainty           -0.064    10.789    
    SLICE_X146Y276       FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    10.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.230ns (25.471%)  route 0.673ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 11.139 - 6.667 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.903ns (routing 1.196ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.087ns, distribution 1.514ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.903     4.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.445     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X147Y276       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X146Y276       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.601    11.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.285    10.854    
                         clock uncertainty           -0.064    10.789    
    SLICE_X146Y276       FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    10.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.079ns (10.167%)  route 0.698ns (89.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 11.150 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.087ns, distribution 1.525ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.698     4.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y272       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.612    11.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y272       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.344    10.806    
                         clock uncertainty           -0.064    10.741    
    SLICE_X150Y272       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    10.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.079ns (10.167%)  route 0.698ns (89.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 11.150 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.087ns, distribution 1.525ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.698     4.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y272       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.612    11.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y272       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.344    10.806    
                         clock uncertainty           -0.064    10.741    
    SLICE_X150Y272       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    10.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.079ns (10.167%)  route 0.698ns (89.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 11.150 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.087ns, distribution 1.525ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.698     4.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y272       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.612    11.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y272       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.344    10.806    
                         clock uncertainty           -0.064    10.741    
    SLICE_X150Y272       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    10.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.079ns (10.286%)  route 0.689ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 11.141 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.087ns, distribution 1.516ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.689     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.603    11.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.344    10.797    
                         clock uncertainty           -0.064    10.732    
    SLICE_X150Y271       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    10.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.079ns (10.286%)  route 0.689ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 11.141 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.087ns, distribution 1.516ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.689     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.603    11.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.344    10.797    
                         clock uncertainty           -0.064    10.732    
    SLICE_X150Y271       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    10.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.079ns (10.286%)  route 0.689ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 11.142 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.604ns (routing 1.087ns, distribution 1.517ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.689     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y273       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.604    11.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y273       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.344    10.798    
                         clock uncertainty           -0.064    10.733    
    SLICE_X150Y273       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    10.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  5.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.655ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.730ns, distribution 1.061ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.607     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y275       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.070     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X151Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.791     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X151Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.196     2.731    
                         clock uncertainty            0.064     2.795    
    SLICE_X151Y275       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.333%)  route 0.076ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.655ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.730ns, distribution 1.060ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.607     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y275       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.754 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.076     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X150Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.790     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X150Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.196     2.730    
                         clock uncertainty            0.064     2.794    
    SLICE_X150Y275       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.201     2.725    
                         clock uncertainty            0.064     2.789    
    SLICE_X147Y290       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.201     2.725    
                         clock uncertainty            0.064     2.789    
    SLICE_X147Y290       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.201     2.725    
                         clock uncertainty            0.064     2.789    
    SLICE_X147Y290       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.201     2.725    
                         clock uncertainty            0.064     2.789    
    SLICE_X147Y290       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.201     2.725    
                         clock uncertainty            0.064     2.789    
    SLICE_X147Y290       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.730ns, distribution 1.046ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.776     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.201     2.720    
                         clock uncertainty            0.064     2.785    
    SLICE_X147Y290       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.730ns, distribution 1.046ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.776     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.201     2.720    
                         clock uncertainty            0.064     2.785    
    SLICE_X147Y290       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.730ns, distribution 1.046ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.776     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.201     2.720    
                         clock uncertainty            0.064     2.785    
    SLICE_X147Y290       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.079ns (8.606%)  route 0.839ns (91.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 11.134 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.087ns, distribution 1.509ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.839     5.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X149Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.596    11.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X149Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.344    10.790    
                         clock uncertainty           -0.064    10.725    
    SLICE_X149Y271       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    10.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.659    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.230ns (25.471%)  route 0.673ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 11.139 - 6.667 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.903ns (routing 1.196ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.087ns, distribution 1.514ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.903     4.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.445     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X147Y276       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X146Y276       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.601    11.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.285    10.854    
                         clock uncertainty           -0.064    10.789    
    SLICE_X146Y276       FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    10.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.230ns (25.471%)  route 0.673ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 11.139 - 6.667 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.903ns (routing 1.196ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.087ns, distribution 1.514ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.903     4.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.445     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X147Y276       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X146Y276       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.601    11.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.285    10.854    
                         clock uncertainty           -0.064    10.789    
    SLICE_X146Y276       FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    10.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.230ns (25.471%)  route 0.673ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 11.139 - 6.667 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.903ns (routing 1.196ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.087ns, distribution 1.514ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.903     4.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.445     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X147Y276       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X146Y276       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.601    11.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.285    10.854    
                         clock uncertainty           -0.064    10.789    
    SLICE_X146Y276       FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    10.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.079ns (10.167%)  route 0.698ns (89.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 11.150 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.087ns, distribution 1.525ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.698     4.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y272       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.612    11.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y272       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.344    10.806    
                         clock uncertainty           -0.064    10.741    
    SLICE_X150Y272       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    10.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.079ns (10.167%)  route 0.698ns (89.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 11.150 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.087ns, distribution 1.525ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.698     4.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y272       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.612    11.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y272       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.344    10.806    
                         clock uncertainty           -0.064    10.741    
    SLICE_X150Y272       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    10.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.079ns (10.167%)  route 0.698ns (89.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 11.150 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.087ns, distribution 1.525ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.698     4.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y272       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.612    11.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y272       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.344    10.806    
                         clock uncertainty           -0.064    10.741    
    SLICE_X150Y272       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    10.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.079ns (10.286%)  route 0.689ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 11.141 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.087ns, distribution 1.516ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.689     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.603    11.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.344    10.797    
                         clock uncertainty           -0.064    10.732    
    SLICE_X150Y271       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    10.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.079ns (10.286%)  route 0.689ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 11.141 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.087ns, distribution 1.516ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.689     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.603    11.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.344    10.797    
                         clock uncertainty           -0.064    10.732    
    SLICE_X150Y271       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    10.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.079ns (10.286%)  route 0.689ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 11.142 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.604ns (routing 1.087ns, distribution 1.517ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.689     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y273       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.604    11.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y273       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.344    10.798    
                         clock uncertainty           -0.064    10.733    
    SLICE_X150Y273       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    10.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  5.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.655ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.730ns, distribution 1.061ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.607     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y275       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.070     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X151Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.791     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X151Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.196     2.731    
                         clock uncertainty            0.064     2.795    
    SLICE_X151Y275       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.333%)  route 0.076ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.655ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.730ns, distribution 1.060ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.607     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y275       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.754 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.076     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X150Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.790     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X150Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.196     2.730    
                         clock uncertainty            0.064     2.794    
    SLICE_X150Y275       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.201     2.725    
                         clock uncertainty            0.064     2.789    
    SLICE_X147Y290       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.201     2.725    
                         clock uncertainty            0.064     2.789    
    SLICE_X147Y290       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.201     2.725    
                         clock uncertainty            0.064     2.789    
    SLICE_X147Y290       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.201     2.725    
                         clock uncertainty            0.064     2.789    
    SLICE_X147Y290       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.201     2.725    
                         clock uncertainty            0.064     2.789    
    SLICE_X147Y290       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.730ns, distribution 1.046ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.776     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.201     2.720    
                         clock uncertainty            0.064     2.785    
    SLICE_X147Y290       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.730ns, distribution 1.046ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.776     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.201     2.720    
                         clock uncertainty            0.064     2.785    
    SLICE_X147Y290       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.730ns, distribution 1.046ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.776     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.201     2.720    
                         clock uncertainty            0.064     2.785    
    SLICE_X147Y290       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.079ns (8.606%)  route 0.839ns (91.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 11.134 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.087ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.839     5.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X149Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.596    11.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X149Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.344    10.790    
                         clock uncertainty           -0.064    10.726    
    SLICE_X149Y271       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    10.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.660    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.230ns (25.471%)  route 0.673ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 11.139 - 6.667 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.903ns (routing 1.196ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.087ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.903     4.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.445     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X147Y276       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X146Y276       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.601    11.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.285    10.854    
                         clock uncertainty           -0.064    10.790    
    SLICE_X146Y276       FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    10.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.724    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.230ns (25.471%)  route 0.673ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 11.139 - 6.667 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.903ns (routing 1.196ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.087ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.903     4.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.445     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X147Y276       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X146Y276       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.601    11.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.285    10.854    
                         clock uncertainty           -0.064    10.790    
    SLICE_X146Y276       FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    10.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.724    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.230ns (25.471%)  route 0.673ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 11.139 - 6.667 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.903ns (routing 1.196ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.087ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.903     4.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.445     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X147Y276       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X146Y276       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.601    11.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y276       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.285    10.854    
                         clock uncertainty           -0.064    10.790    
    SLICE_X146Y276       FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    10.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.724    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.079ns (10.167%)  route 0.698ns (89.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 11.150 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.087ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.698     4.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y272       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.612    11.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y272       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.344    10.806    
                         clock uncertainty           -0.064    10.742    
    SLICE_X150Y272       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    10.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.079ns (10.167%)  route 0.698ns (89.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 11.150 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.087ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.698     4.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y272       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.612    11.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y272       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.344    10.806    
                         clock uncertainty           -0.064    10.742    
    SLICE_X150Y272       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    10.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.079ns (10.167%)  route 0.698ns (89.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 11.150 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.087ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.698     4.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y272       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.612    11.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y272       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.344    10.806    
                         clock uncertainty           -0.064    10.742    
    SLICE_X150Y272       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    10.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.079ns (10.286%)  route 0.689ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 11.141 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.087ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.689     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.603    11.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.344    10.797    
                         clock uncertainty           -0.064    10.733    
    SLICE_X150Y271       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    10.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.079ns (10.286%)  route 0.689ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 11.141 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.087ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.689     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.603    11.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.344    10.797    
                         clock uncertainty           -0.064    10.733    
    SLICE_X150Y271       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    10.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.079ns (10.286%)  route 0.689ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 11.142 - 6.667 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.196ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.604ns (routing 1.087ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.912     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X148Y273       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.689     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y273       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.670    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.300 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.514    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.538 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       2.604    11.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y273       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.344    10.798    
                         clock uncertainty           -0.064    10.734    
    SLICE_X150Y273       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    10.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  5.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.607ns (routing 0.655ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.730ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.607     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y275       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.070     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X151Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.791     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X151Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.196     2.731    
    SLICE_X151Y275       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.333%)  route 0.076ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.607ns (routing 0.655ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.730ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.607     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y275       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.754 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.076     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X150Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.790     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X150Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.196     2.730    
    SLICE_X150Y275       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.201     2.725    
    SLICE_X147Y290       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.201     2.725    
    SLICE_X147Y290       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.201     2.725    
    SLICE_X147Y290       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.201     2.725    
    SLICE_X147Y290       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.730ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.780     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.201     2.725    
    SLICE_X147Y290       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.730ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.776     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.201     2.720    
    SLICE_X147Y290       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.730ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.776     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.201     2.720    
    SLICE_X147Y290       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.592ns (routing 0.655ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.730ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.592     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y291       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y291       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X147Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78266, routed)       1.776     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X147Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.201     2.720    
    SLICE_X147Y290       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.354ns (13.481%)  route 2.272ns (86.519%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 53.797 - 50.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    4.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.156ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.797ns
    Common Clock Delay      (CCD):    2.759ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.330ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y179       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     8.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X147Y179       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     9.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.441    10.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    10.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633    11.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X150Y263       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940    52.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.368    53.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X150Y263       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.776    58.573    
                         inter-SLR compensation      -0.156    58.417    
                         clock uncertainty           -0.035    58.382    
    SLICE_X150Y263       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    58.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.316    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                 47.008    

Slack (MET) :             47.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.294ns (11.321%)  route 2.303ns (88.679%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 53.797 - 50.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    4.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.156ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.797ns
    Common Clock Delay      (CCD):    2.759ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.330ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y179       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.229     8.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X147Y179       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.441    10.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    10.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633    11.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X150Y263       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940    52.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.368    53.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X150Y263       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.776    58.573    
                         inter-SLR compensation      -0.156    58.417    
                         clock uncertainty           -0.035    58.382    
    SLICE_X150Y263       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    58.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.316    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                 47.037    

Slack (MET) :             47.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.354ns (13.742%)  route 2.222ns (86.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 53.800 - 50.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    4.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.156ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.800ns
    Common Clock Delay      (CCD):    2.759ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.330ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y179       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     8.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X147Y179       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     9.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.441    10.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    10.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.583    11.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X150Y265       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940    52.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.371    53.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X150Y265       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.776    58.576    
                         inter-SLR compensation      -0.156    58.420    
                         clock uncertainty           -0.035    58.384    
    SLICE_X150Y265       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    58.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.318    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                 47.060    

Slack (MET) :             47.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.354ns (13.742%)  route 2.222ns (86.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 53.800 - 50.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    4.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.156ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.800ns
    Common Clock Delay      (CCD):    2.759ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.330ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y179       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     8.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X147Y179       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     9.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.441    10.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    10.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.583    11.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X150Y265       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940    52.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.371    53.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X150Y265       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.776    58.576    
                         inter-SLR compensation      -0.156    58.420    
                         clock uncertainty           -0.035    58.384    
    SLICE_X150Y265       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    58.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.318    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                 47.060    

Slack (MET) :             47.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.354ns (13.742%)  route 2.222ns (86.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 53.800 - 50.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    4.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.156ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.800ns
    Common Clock Delay      (CCD):    2.759ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.330ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y179       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     8.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X147Y179       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     9.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.441    10.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    10.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.583    11.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X150Y265       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940    52.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.371    53.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X150Y265       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.776    58.576    
                         inter-SLR compensation      -0.156    58.420    
                         clock uncertainty           -0.035    58.384    
    SLICE_X150Y265       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    58.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.318    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                 47.060    

Slack (MET) :             47.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.354ns (13.742%)  route 2.222ns (86.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 53.800 - 50.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    4.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.156ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.800ns
    Common Clock Delay      (CCD):    2.759ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.330ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y179       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     8.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X147Y179       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     9.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.441    10.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    10.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.583    11.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X150Y265       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940    52.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.371    53.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X150Y265       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.776    58.576    
                         inter-SLR compensation      -0.156    58.420    
                         clock uncertainty           -0.035    58.384    
    SLICE_X150Y265       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    58.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.318    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                 47.060    

Slack (MET) :             47.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.354ns (13.742%)  route 2.222ns (86.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 53.800 - 50.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    4.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.156ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.800ns
    Common Clock Delay      (CCD):    2.759ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.330ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y179       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     8.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X147Y179       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     9.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.441    10.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    10.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.583    11.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X150Y265       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940    52.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.371    53.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X150Y265       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.776    58.576    
                         inter-SLR compensation      -0.156    58.420    
                         clock uncertainty           -0.035    58.384    
    SLICE_X150Y265       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    58.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.318    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                 47.060    

Slack (MET) :             47.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.354ns (13.742%)  route 2.222ns (86.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 53.800 - 50.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    4.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.156ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.800ns
    Common Clock Delay      (CCD):    2.759ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.330ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y179       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     8.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X147Y179       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     9.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.441    10.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    10.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.583    11.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X150Y265       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940    52.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.371    53.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X150Y265       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.776    58.576    
                         inter-SLR compensation      -0.156    58.420    
                         clock uncertainty           -0.035    58.384    
    SLICE_X150Y265       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    58.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.318    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                 47.060    

Slack (MET) :             47.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.328ns (12.868%)  route 2.221ns (87.132%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 53.797 - 50.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    4.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.156ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.797ns
    Common Clock Delay      (CCD):    2.759ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.330ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y179       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.147     8.910    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X147Y179       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     9.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.441    10.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    10.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633    11.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X150Y263       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940    52.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.368    53.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X150Y263       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.776    58.573    
                         inter-SLR compensation      -0.156    58.417    
                         clock uncertainty           -0.035    58.382    
    SLICE_X150Y263       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    58.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.316    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                 47.085    

Slack (MET) :             47.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.294ns (11.543%)  route 2.253ns (88.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 53.800 - 50.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    4.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.156ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.800ns
    Common Clock Delay      (CCD):    2.759ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.507ns (routing 0.360ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.330ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.847     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.507     8.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X147Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y179       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.229     8.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X147Y179       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.441    10.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X151Y240       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    10.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.583    11.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X150Y265       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.940    52.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.371    53.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X150Y265       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.776    58.576    
                         inter-SLR compensation      -0.156    58.420    
                         clock uncertainty           -0.035    58.384    
    SLICE_X150Y265       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    58.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.318    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 47.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.179ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    4.374ns
  Clock Net Delay (Source):      0.802ns (routing 0.200ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.221ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.802     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X144Y278       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y278       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X145Y278       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.948     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.912     7.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLR Crossing[0->1]   
    SLICE_X145Y278       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.374     2.805    
    SLICE_X145Y278       FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.179ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    4.374ns
  Clock Net Delay (Source):      0.802ns (routing 0.200ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.221ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.802     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X144Y278       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y278       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X145Y278       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.948     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.912     7.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLR Crossing[0->1]   
    SLICE_X145Y278       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.374     2.805    
    SLICE_X145Y278       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.179ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    4.374ns
  Clock Net Delay (Source):      0.802ns (routing 0.200ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.221ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.802     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X144Y278       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y278       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y278       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.948     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.912     7.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->1]   
    SLICE_X145Y278       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -4.374     2.805    
    SLICE_X145Y278       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.179ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    4.374ns
  Clock Net Delay (Source):      0.802ns (routing 0.200ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.221ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.802     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X144Y278       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y278       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y278       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.948     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.912     7.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->1]   
    SLICE_X145Y278       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.374     2.805    
    SLICE_X145Y278       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.179ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    4.374ns
  Clock Net Delay (Source):      0.802ns (routing 0.200ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.221ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.802     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X144Y278       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y278       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y278       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.948     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.912     7.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->1]   
    SLICE_X145Y278       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -4.374     2.805    
    SLICE_X145Y278       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.177ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    4.374ns
  Clock Net Delay (Source):      0.802ns (routing 0.200ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.221ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.802     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X144Y278       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y278       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y278       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.948     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.910     7.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->1]   
    SLICE_X145Y278       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -4.374     2.803    
    SLICE_X145Y278       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.177ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    4.374ns
  Clock Net Delay (Source):      0.802ns (routing 0.200ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.221ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.802     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X144Y278       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y278       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y278       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.948     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.910     7.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->1]   
    SLICE_X145Y278       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -4.374     2.803    
    SLICE_X145Y278       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.177ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    4.374ns
  Clock Net Delay (Source):      0.802ns (routing 0.200ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.221ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.802     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X144Y278       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y278       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y278       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.948     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.910     7.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->1]   
    SLICE_X145Y278       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -4.374     2.803    
    SLICE_X145Y278       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.177ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    4.374ns
  Clock Net Delay (Source):      0.802ns (routing 0.200ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.221ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.802     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X144Y278       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y278       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y278       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.948     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.910     7.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->1]   
    SLICE_X145Y278       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -4.374     2.803    
    SLICE_X145Y278       FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.180ns
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    4.374ns
  Clock Net Delay (Source):      0.806ns (routing 0.200ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.221ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.806     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X144Y279       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y279       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.106     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X145Y279       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.948     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.913     7.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLR Crossing[0->1]   
    SLICE_X145Y279       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -4.374     2.806    
    SLICE_X145Y279       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.116    





