0.7
2020.1
May 27 2020
20:09:33
C:/Xilinx_Vitis/Projects/Zybo_Verilog/I2C_TMP_final/I2C_TMP_final.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Xilinx_Vitis/Projects/Zybo_Verilog/I2C_TMP_final/I2C_TMP_final.srcs/sim_1/new/tb.v,1748884160,verilog,,,,tb_i2c_tmp3_fsm,,,,,,,,
C:/Xilinx_Vitis/Projects/Zybo_Verilog/I2C_TMP_final/I2C_TMP_final.srcs/sources_1/ip/ila_0_1/sim/ila_0.v,1748594990,verilog,,C:/Xilinx_Vitis/Projects/Zybo_Verilog/I2C_TMP_final/I2C_TMP_final.srcs/sources_1/new/i2c_tmp.v,,ila_0,,,,,,,,
C:/Xilinx_Vitis/Projects/Zybo_Verilog/I2C_TMP_final/I2C_TMP_final.srcs/sources_1/new/i2c_tmp.v,1748882953,verilog,,C:/Xilinx_Vitis/Projects/Zybo_Verilog/I2C_TMP_final/I2C_TMP_final.srcs/sim_1/new/tb.v,,i2c_tmp3_fsm,,,,,,,,
