# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ALU16_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/rhyan/.intel_fpga_lite/22.1.2/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/rhyan/Documents/ua/1.2/LSD/trabPrat7/part2/ALU16.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:17:27 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work /home/rhyan/Documents/ua/1.2/LSD/trabPrat7/part2/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# End time: 11:17:27 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/rhyan/Documents/ua/1.2/LSD/trabPrat7/part2/ALU16.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:17:36 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/rhyan/Documents/ua/1.2/LSD/trabPrat7/part2/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# End time: 11:17:36 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rhyan/Documents/ua/1.2/LSD/trabPrat7/part2/ALU16_Tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:17:37 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/rhyan/Documents/ua/1.2/LSD/trabPrat7/part2/ALU16_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 11:17:37 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.alu16_tb(stimulus)
# vsim rtl_work.alu16_tb(stimulus) 
# Start time: 11:18:51 on Apr 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)#1
vsim rtl_work.alu16_tb(stimulus)
# End time: 11:19:19 on Apr 23,2024, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim rtl_work.alu16_tb(stimulus) 
# Start time: 11:19:19 on Apr 23,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)#1
vsim rtl_work.alu16_tb(stimulus)
# End time: 11:19:55 on Apr 23,2024, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim rtl_work.alu16_tb(stimulus) 
# Start time: 11:19:55 on Apr 23,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)#1
vcom -reportprogress 300 -work work /home/rhyan/Documents/ua/1.2/LSD/trabPrat7/part2/ALU16.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:20:08 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/rhyan/Documents/ua/1.2/LSD/trabPrat7/part2/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# End time: 11:20:08 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rhyan/Documents/ua/1.2/LSD/trabPrat7/part2/ALU16_Tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:20:12 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/rhyan/Documents/ua/1.2/LSD/trabPrat7/part2/ALU16_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 11:20:12 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rhyan/Documents/ua/1.2/LSD/trabPrat7/part2/ALU16_Tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:20:20 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/rhyan/Documents/ua/1.2/LSD/trabPrat7/part2/ALU16_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 11:20:20 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.alu16_tb(stimulus) -voptargs=+acc
# End time: 11:21:12 on Apr 23,2024, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim rtl_work.alu16_tb(stimulus) -voptargs="+acc" 
# Start time: 11:21:12 on Apr 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)#1
# Loading work.alu16(behavioral)#1
add wave -position end  sim:/alu16_tb/s_op
add wave -position end  sim:/alu16_tb/s_res
add wave -position end  sim:/alu16_tb/s_mHi
run
add wave -position 1  sim:/alu16_tb/s_op0
add wave -position 3  sim:/alu16_tb/s_op1
run
run
run
# Causality operation skipped due to absence of debug database file
vsim -voptargs=+acc rtl_work.alu16_tb(stimulus)
# End time: 11:29:06 on Apr 23,2024, Elapsed time: 0:07:54
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" rtl_work.alu16_tb(stimulus) 
# Start time: 11:29:06 on Apr 23,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)#1
# Loading work.alu16(behavioral)#1
add wave -position end  sim:/alu16_tb/s_op
add wave -position end  sim:/alu16_tb/s_op0
add wave -position end  sim:/alu16_tb/s_op1
add wave -position end  sim:/alu16_tb/s_res
add wave -position end  sim:/alu16_tb/s_mHi
restart
run
# End time: 21:26:55 on Apr 23,2024, Elapsed time: 9:57:49
# Errors: 0, Warnings: 0
