// Copyright (c) 2018 ETH Zurich, University of Bologna
// All rights reserved.
//
// This code is under development and not yet released to the public.
// Until it is released, the code is under the copyright of ETH Zurich and
// the University of Bologna, and may contain confidential and/or unpublished
// work. Any reuse/redistribution is strictly forbidden without written
// permission from ETH Zurich.
//
// Bug fixes and contributions will eventually be released under the
// SolderPad open hardware license in the context of the PULP platform
// (http://www.pulp-platform.org), under the copyright of ETH Zurich and the
// University of Bologna.
//
// Author: Michael Schaffner <schaffner@iis.ee.ethz.ch>, ETH Zurich
// Date: 15.08.2018
// Description: File list for OpenPiton flow
+incdir+./design/src/common_cells/include/
+incdir+./design/src/util/
./design/include/riscv_pkg.sv
./design/src/riscv-dbg/src/dm_pkg.sv
./design/include/ariane_pkg.sv
./design/src/common_cells/src/deprecated/rrarbiter.sv
./design/src/common_cells/src/deprecated/fifo_v1.sv
./design/src/common_cells/src/deprecated/fifo_v2.sv
./design/src/common_cells/src/fifo_v3.sv
./design/src/common_cells/src/lfsr_8bit.sv
./design/src/common_cells/src/lzc.sv
./design/src/common_cells/src/rr_arb_tree.sv
./design/src/common_cells/src/rstgen_bypass.sv
./design/src/common_cells/src/cdc_2phase.sv
./design/src/common_cells/src/shift_reg.sv
./design/src/common_cells/src/unread.sv
./design/src/common_cells/src/popcount.sv
./design/src/common_cells/src/exp_backoff.sv
./design/src/register_interface/src/apb_to_reg.sv
./design/src/register_interface/src/reg_intf_pkg.sv
./design/src/register_interface/src/reg_intf.sv
./design/src/fpu/src/fpnew_pkg.sv
./design/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
./design/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
./design/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
./design/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
./design/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
./design/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
./design/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
./design/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
./design/src/fpu/src/fpnew_cast_multi.sv
./design/src/fpu/src/fpnew_classifier.sv
./design/src/fpu/src/fpnew_divsqrt_multi.sv
./design/src/fpu/src/fpnew_fma_multi.sv
./design/src/fpu/src/fpnew_fma.sv
./design/src/fpu/src/fpnew_noncomp.sv
./design/src/fpu/src/fpnew_opgroup_block.sv
./design/src/fpu/src/fpnew_opgroup_fmt_slice.sv
./design/src/fpu/src/fpnew_opgroup_multifmt_slice.sv
./design/src/fpu/src/fpnew_rounding.sv
./design/src/fpu/src/fpnew_top.sv
./design/src/axi/src/axi_pkg.sv
./design/tb/ariane_soc_pkg.sv
./design/tb/ariane_axi_soc_pkg.sv
./design/include/ariane_axi_pkg.sv
./design/include/wt_cache_pkg.sv
./design/include/std_cache_pkg.sv
./design/include/axi_intf.sv
./design/include/instr_tracer_pkg.sv
./design/src/util/instr_tracer_if.sv
./design/src/util/instr_tracer.sv
./design/src/util/sram.sv
./design/src/util/axi_master_connect.sv
./design/src/util/axi_master_connect_rev.sv
./design/src/util/axi_slave_connect.sv
./design/src/util/axi_slave_connect_rev.sv
./design/src/fpga-support/rtl/SyncSpRamBeNx64.sv
./design/src/dromajo_ram.sv
./design/src/axi_mem_if/src/axi2mem.sv
./design/src/tech_cells_generic/src/pulp_clock_gating.sv
./design/src/tech_cells_generic/src/cluster_clock_inverter.sv
./design/src/tech_cells_generic/src/pulp_clock_mux2.sv
./design/src/pmp/src/pmp.sv
./design/src/pmp/src/pmp_entry.sv
./design/src/axi_adapter.sv
./design/src/alu.sv
./design/src/fpu_wrap.sv
./design/src/ariane.sv
./design/src/branch_unit.sv
./design/src/compressed_decoder.sv
./design/src/controller.sv
./design/src/csr_buffer.sv
./design/src/csr_regfile.sv
./design/src/decoder.sv
./design/src/ex_stage.sv
./design/src/instr_realign.sv
./design/src/frontend/btb.sv
./design/src/frontend/bht.sv
./design/src/frontend/ras.sv
./design/src/frontend/instr_scan.sv
./design/src/frontend/instr_queue.sv
./design/src/frontend/frontend.sv
./design/src/id_stage.sv
./design/src/issue_read_operands.sv
./design/src/issue_stage.sv
./design/src/load_unit.sv
./design/src/load_store_unit.sv
./design/src/mmu.sv
./design/src/mult.sv
./design/src/multiplier.sv
./design/src/serdiv.sv
./design/src/perf_counters.sv
./design/src/ptw.sv
./design/src/ariane_regfile_ff.sv
./design/src/re_name.sv
./design/src/scoreboard.sv
./design/src/store_buffer.sv
./design/src/amo_buffer.sv
./design/src/store_unit.sv
./design/src/tlb.sv
./design/src/commit_stage.sv
./design/src/cache_subsystem/wt_dcache_ctrl.sv
./design/src/cache_subsystem/wt_dcache_mem.sv
./design/src/cache_subsystem/wt_dcache_missunit.sv
./design/src/cache_subsystem/wt_dcache_wbuffer.sv
./design/src/cache_subsystem/wt_dcache.sv
./design/src/cache_subsystem/cva6_icache.sv
./design/src/cache_subsystem/wt_l15_adapter.sv
./design/src/cache_subsystem/wt_cache_subsystem.sv
./design/src/clint/clint.sv
./design/src/clint/axi_lite_interface.sv
./design/src/riscv-dbg/src/dm_csrs.sv
./design/src/riscv-dbg/src/dm_mem.sv
./design/src/riscv-dbg/src/dm_top.sv
./design/src/riscv-dbg/src/dmi_cdc.sv
./design/src/riscv-dbg/src/dmi_jtag.sv
./design/src/riscv-dbg/src/dm_sba.sv
./design/src/riscv-dbg/src/dmi_jtag_tap.sv
./design/src/riscv-dbg/debug_rom/debug_rom.sv
./design/openpiton/ariane_verilog_wrap.sv
./design/openpiton/riscv_peripherals.sv
./design/openpiton/bootrom/baremetal/bootrom.sv
./design/openpiton/bootrom/linux/bootrom_linux.sv
./design/src/rv_plic/rtl/rv_plic_target.sv
./design/src/rv_plic/rtl/rv_plic_gateway.sv
./design/src/rv_plic/rtl/plic_regmap.sv
./design/src/rv_plic/rtl/plic_top.sv
./design/fpga/src/axi2apb/src/axi2apb_wrap.sv
./design/fpga/src/axi2apb/src/axi2apb.sv
./design/fpga/src/axi2apb/src/axi2apb_64_32.sv
./design/fpga/src/axi_slice/src/axi_w_buffer.sv
./design/fpga/src/axi_slice/src/axi_b_buffer.sv
./design/fpga/src/axi_slice/src/axi_slice_wrap.sv
./design/fpga/src/axi_slice/src/axi_slice.sv
./design/fpga/src/axi_slice/src/axi_single_slice.sv
./design/fpga/src/axi_slice/src/axi_ar_buffer.sv
./design/fpga/src/axi_slice/src/axi_r_buffer.sv
./design/fpga/src/axi_slice/src/axi_aw_buffer.sv
./design/design_top.sv


./qed/inst_constraints.sv
./qed/modify_instruction.v
./qed/qed_decoder.v
./qed/qed_i_cache.v
./qed/qed_instruction_mux.v
./qed/qed.v
